

54/7497


SYNCHRONOUS MODULO-64 BIT RATE MULTIPLIER

DESCRIPTION — The '97 contains a synchronous 6-stage binary counter and six decoding gates that serve to gate the clock through to the output at a sub-multiple of the input frequency. The output pulse rate, relative to the clock frequency, is determined by signals applied to the Select (S_0 — S_5) inputs. Both true and complement outputs are available, along with an enable input for each. A Count Enable input and a Terminal Count output are provided for cascading two or more packages. An asynchronous Master Reset input prevents counting and resets the counter. An asynchronous Master Reset input prevents counting and resets the counter.

ORDERING CODE: See Section 9

PKGS	PIN OUT	COMMERCIAL GRADE	MILITARY GRADE	PKG TYPE
		$V_{CC} = +5.0\text{ V} \pm 5\%$, $T_A = 0^\circ\text{C to } +70^\circ\text{C}$	$V_{CC} = +5.0\text{ V} \pm 10\%$, $T_A = -55^\circ\text{C to } +125^\circ\text{C}$	
Plastic DIP (P)	A	7497PC		9B
Ceramic DIP (D)	A	7497DC	5497DM	7B
Flatpak (F)	A	7497FC	5497FM	4L


**CONNECTION DIAGRAM
PINOUT A**



INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions

PIN NAMES	DESCRIPTION	54/74 (U.L.) HIGH/LOW
S_0 — S_5	Rate Select Inputs	1.0/1.0
\bar{E}_z	\bar{O}_z Enable Input (Active LOW)	1.0/1.0
E_y	O_y Enable Input	1.0/1.0
$\bar{C}E$	Count Enable Input (Active LOW)	1.0/1.0
CP	Clock Pulse Input (Active Rising Edge)	2.0/2.0
MR	Asynchronous Master Reset Input (Active HIGH)	1.0/1.0
\bar{O}_z	Gated Clock Output (Active LOW)	10/10
O_y	Complement Output (Active HIGH)	10/10
TC	Terminal Count Output (Active LOW)	10/10

LOGIC SYMBOL



$V_{CC} = \text{Pin } 16$
 $Gnd = \text{Pin } 8$

FUNCTIONAL DESCRIPTION — The '97 contains six JK flip-flops connected as a synchronous modulo-64 binary counter. A LOW signal on the Count Enable (\overline{CE}) input permits counting, with all state changes initiated simultaneously by the rising edge of the clock. When the count reaches maximum (63), with all Qs HIGH, the Terminal Count (\overline{TC}) output will be LOW if \overline{CE} is LOW. A HIGH signal on Master Reset (MR) resets the flip-flops and prevents counting, although output pulses can still occur if the clock is running, \overline{Ez} is LOW and S_5 is HIGH.

The flip-flop outputs are decoded by a 6-wide AND-OR-INVERT gate. Each AND gate also contains the buffered and inverted CP and Z-enable (\overline{Ez}) functions, as well as one of the Select ($S_0 - S_5$) inputs. The Z output, \overline{Oz} is normally HIGH and goes LOW when CP and \overline{Ez} are LOW and any of the AND gates has its other inputs HIGH. The AND gates are enabled by the counter at different times and different rates relative to the clock. For example, the gate to which S_5 is connected is enabled during every other clock period, assuming S_5 is HIGH. Thus, during one complete cycle of the counter (64 clocks) the S_5 gate is enabled 32 times and can therefore gate 32 clocks per cycle to the output. The S_4 gate is enabled 16 times per cycle, the S_3 gate 8 times per cycle, etc. The output pulse rate thus depends on the clock rate and which of the $S_0 - S_5$ inputs is HIGH.

$$f_{out} = \frac{m}{64} \cdot f_{in}$$

$$\text{Where: } m = S_5 \cdot 2^5 + S_4 \cdot 2^4 + S_3 \cdot 2^3 + S_2 \cdot 2^2 + S_1 \cdot 2^1 + S_0 \cdot 2^0$$

Thus by appropriate choice of signals applied to the $S_0 - S_5$ inputs, the output pulse rate can range from 1/64 to 63/64 of the clock rate, as suggested in the Rate Select Table. There is no output pulse when the counter is in the "all ones" condition. When m is 1, 2, 4, 8, 16 or 32, the output pulses are evenly spaced, assuming that the clock frequency is constant. For any other value of m the output pulses are not evenly spaced, since the pulse train is formed by interleaving pulses passed by two or more of the AND gates. The Pulse Pattern Table indicates the output pattern for several values of m . In each row, a one means that the \overline{Oz} output will be HIGH during that entire clock period, while a zero means that \overline{Oz} will be LOW when the clock is LOW in that period. The first column in the output field coincides with the "all zeroes" condition of the counter, while the last column represents the "all ones" condition. The pulse pattern for any particular value of m can be deduced by factoring it into the sum of appropriate powers of two (e.g. $19 = 16 + 2 + 1$) and combining the pulses (i.e., the zeroes) shown for each for the relevant powers of two (e.g., for $m = 16, 2$ and 1).

The Y output Oy is the complement of \overline{Oz} and is thus normally LOW. A LOW signal on the Y-enable input, Ey , disables Oy . To expand the multiplier to 12-bit rate select, two packages can be cascaded as shown in *Figure a*. Both circuits operate from the basic clock, with the \overline{TC} output of the first acting to enable both counting and the output pulses of the second package. Thus the second counter advances at only 1/64 the rate of the first and a full cycle of the two counters combined requires 4096 clocks. Each rate select input of the first package has 64 times the weight of its counterpart in the second package.

$$f_{out} = \frac{m_1 + m_2}{64 \cdot 64} \cdot f_{in}$$

$$\text{Where: } m_1 = S_5 \cdot 2^{11} + S_4 \cdot 2^{10} + S_3 \cdot 2^9 + S_2 \cdot 2^8 + S_1 \cdot 2^7 + S_0 \cdot 2^6 \text{ (first package)}$$

$$m_2 = S_5 \cdot 2^5 + S_4 \cdot 2^4 + S_3 \cdot 2^3 + S_2 \cdot 2^2 + S_1 \cdot 2^1 + S_0 \cdot 2^0 \text{ (second package)}$$

Combined output pulses are obtained in *Figure a* by letting the Z output of the first circuit act as the Y-enable function for the second, with the interleaved pulses obtained from the Y output of the second package being opposite in phase to the clock.





Fig. a. Cascading for 12-bit Rate Select

LOGIC DIAGRAM



DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	54/74		UNITS	CONDITIONS
		Min	Max		
I _{os}	Output Short Circuit Current	-18	-55	mA	V _{CC} = Max
I _{CC}	Power Supply Current		120	mA	V _{CC} = Max All Inputs = 4.5 V

AC CHARACTERISTICS: V_{CC} = +5.0 V, T_A = +25°C (See Section 3 for waveforms and load configurations)

SYMBOL	PARAMETER	54/74		UNITS	CONDITIONS
		C _L = 15 pF R _L = 400 Ω			
		Min	Max		
f _{max}	Maximum Clock Frequency	25		MHz	Figs. 3-1, 3-8
t _{PLH} t _{PHL}	Propagation Delay E _z to O _z		18 23	ns	Figs. 3-1, 3-5
t _{PLH} t _{PHL}	Propagation Delay E _z to O _y		30 33	ns	Figs. 3-1, 3-4
t _{PLH} t _{PHL}	Propagation Delay E _y to O _y		14 10	ns	
t _{PLH} t _{PHL}	Propagation Delay S _n to O _y		23 23	ns	Figs. 3-1, 3-5
t _{PLH} t _{PHL}	Propagation Delay S _n to O _z		14 14	ns	Figs. 3-1, 3-4
t _{PLH} t _{PHL}	Propagation Delay CP to O _y		39 30	ns	
t _{PLH} t _{PHL}	Propagation Delay CP to O _z		18 26	ns	Figs. 3-1, 3-5
t _{PLH} t _{PHL}	Propagation Delay CP to \overline{TC}		30 33	ns	Figs. 3-1, 3-8
t _{PLH} t _{PHL}	Propagation Delay \overline{CE} to \overline{TC}		20 21	ns	Figs. 3-1, 3-5
t _{PLH}	Propagation Delay MR to O _y		36	ns	Figs. 3-1, 3-16
t _{PHL}	Propagation Delay MR to O _z		23	ns	

AC OPERATING REQUIREMENTS: $V_{CC} = +5.0\text{ V}$, $T_A = +25^\circ\text{C}$

SYMBOL	PARAMETER	54/74		UNITS	CONDITIONS
		Min	Max		
$t_s(L)$	Setup Time LOW \overline{CE} to CP Rising	25		ns	Fig. b
$t_h(L)$	Hold Time LOW \overline{CE} to CP Rising	0	$t_w\text{ CP} - 10$	ns	
$t_s(L)$	Setup Time LOW \overline{CE} to CP Falling	0	$t_w\text{ CP} - 10$	ns	Fig. c
$t_h(L)$	Hold Time LOW \overline{CE} to CP Falling	20	T - 10	ns	
$t_{inh}(H)$	Inhibit Time HIGH \overline{CE} to CP Falling	10		ns	Fig. b
$t_w(H)$	CP Pulse Width HIGH	20		ns	Fig. 3-8
$t_w(H)$	MR Pulse Width HIGH	15		ns	Fig. 3-16




Fig. b




Fig. c