54/7470

JK EDGE-TRIGGERED FLIP-FLOP

DESCRIPTION — The '70 is a gated input edge-triggered JK flip-flop offering Direct Clear and Set inputs, and complementary Q and \overline{Q} outputs. Information at the J and K inputs is tranferred to the outputs on the positive edge of the clock pulse. Direct-coupled clock triggering occurs at a specified voltage level of the clock pulse. When the clock input threshold voltage has been passed, the gate inputs are locked out. These flip-flops are designed for medium to high speed applications and offer a significant saving in system power dissipation and package count where input gating is required.

TRUTH TABLE

	INPUTS		OUTPUT		
		@ t _n	@ tn + 1		
	J	К	Q		
	L	L	Qn		
	L	Н	L		
1	Н	L	Н		
	Н	Н	$\bar{\mathbf{Q}}_{\mathbf{n}}$		

Asynchronous Inputs:

LOW input to \overline{S}_D sets Q to HIGH level LOW input to \overline{C}_D sets Q to LOW level Clear or Set function can only occur when clock input is LOW Simultaneous LOW on \overline{C}_D and \overline{S}_D is indeterminate

$$\begin{array}{lll} J=J_1\bullet J_2\bullet J_3\\ K=K_1\bullet K_2\bullet \overline{K_3}\\ t_n=Bit\ time\ before\ clock\ pulse.\\ t_{n+1}=Bit\ time\ after\ clock\ pulse.\\ If\ inputs\ \overline{J_3}\ or\ \overline{K_3}\ are\ not\ used \end{array}$$


they must be grounded.

H = HIGH Voltage Level
L = LOW Voltage Level


ORDERING CODE: See Section 9

	PIN	COMMERCIAL GRADE	MILITARY GRADE	PKG
PKGS	OUT	$V_{CC} = +5.0 \text{ V } \pm 5\%,$ $T_A = 0^{\circ} \text{C to } +70^{\circ} \text{C}$	$V_{CC} = +5.0 \text{ V} \pm 10\%,$ $T_A = -55^{\circ}\text{ C} \text{ to } +125^{\circ}\text{ C}$	TYPE
Plastic DIP (P)	Α	7470PC		9A
Ceramic DIP (D)	Α	7470DC	5470DM	6A
Flatpak (F)	В	7470FC	5470FM	31


CONNECTION DIAGRAMS PINOUT A



PINOUT B




LOGIC SYMBOL



V_{CC} = Pin 14 (4) GND = Pin 7 (11)

INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions

PIN NAMES	DESCRIPTION	54/74 (U.L.) HIGH/LOW	
$\{1, J_2, \overline{J_3}, \{1, K_2, \overline{K_3}\}$	Data Inputs	1.0/1.0	
P	Clock Pulse Input (Active Rising Edge)	1.0/1.0	
5 _D	Direct Clear Input (Active LOW)	2.0/2.0	
CP CD So	Direct Set Input (Active LOW)	2.0/2.0	
Q, Q	Outputs	20/10	



DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	54	/74	UNITS	CONDITIONS
01111502		Min	Max		
Icc	Power Supply Current		26	mA	V _{CC} = Max, V _{CP} = 0 V

AC CHARACTERISTICS: $V_{CC} = +5.0 \text{ V}$, $T_A = +25^{\circ} \text{C}$ (See Section 3 for waveforms and load configurations)

		54/74 C _L = 15 pF R _L = 400 Ω			
SYMBOL	DESCRIPTION			UNITS	CONDITIONS
		Min	Max	-	
f _{max}	Maximum Clock Frequency	20		MHz	Fig. 3-1, 3-8
tpLH tpHL	Propagation Delay CP to Q or Q		50 50	ns	Figs. 3-1, 3-8
tpLH tpHL	Propagation Delay S _D or C _D to Q or Q		50 50	ns	Figs. 3-1, 3-10

AC OPERATING REQUIREMENTS: $V_{CC} = +5.0 \text{ V}$, $T_A = +25^{\circ}\text{C}$

SYMBOL	PARAMETER _	54/74		UNITS	CONDITIONS
011111000		Min	Max		Constitutions
ts (H)	Setup Time HIGH, Jn or Kn to CP	20		ns	Fig. 3-6
th (H)	Hold Time HIGH, Jn or Kn to CP	5.0	-	ns	Fig. 3-6
t _s (L)	Setup Time LOW, Jn or Kn to CP	20		ns	Fig. 3-6
t _h (L)	Hold Time LOW, Jn or Kn to CP	5.0		ns	Fig. 3-6
tw (H) tw (L)	CP Pulse Width	20 30		ns	Fig. 3-8
tw (L)	Sp or CD Pulse Width LOW	25		ns	Fig. 3-10