


# 7426 54LS/74LS26

**QUAD 2-INPUT NAND BUFFER**  
(With Open-Collector Outputs)

**CONNECTION DIAGRAM**  
PINOUT A



**ORDERING CODE:** See Section 9

PKGS	PIN OUT	COMMERCIAL GRADE	MILITARY GRADE	PKG TYPE
		$V_{CC} = +5.0\text{ V} \pm 5\%$ , $T_A = 0^\circ\text{C to } +70^\circ\text{C}$	$V_{CC} = +5.0\text{ V} \pm 10\%$ , $T_A = -55^\circ\text{C to } +125^\circ\text{C}$	
Plastic DIP (P)	A	7426PC, 74LS26PC		9A
Ceramic DIP (D)	A	7426DC, 74LS26DC	54LS26DM	6A
Flatpak (F)	A	7426FC, 74LS26FC	54LS26FM	3I

**INPUT LOADING/FAN-OUT:** See Section 3 for U.L. definitions

PINS	54/74 (U.L.) HIGH/LOW	54/74LS (U.L.) HIGH/LOW
Inputs	1.0/1.0	0.5/0.25
Outputs	OC**/10	OC**/5.0 (2.5)

**DC AND AC CHARACTERISTICS:** See Section 3\*

SYMBOL	PARAMETER	54/74	54/74LS	UNITS	CONDITIONS	
		Min	Max			
I <sub>OH</sub>	Output HIGH Current	50	50	$\mu\text{A}$	$V_{OH} = 12\text{ V}$	$V_{CC} = \text{Min}$ $V_{IN} = V_{IL}$
		1000	1000		$V_{OH} = 15\text{ V}$	
I <sub>CCH</sub>	Power Supply Current	8.0	1.6	mA	$V_{IN} = \text{Gnd}$	$V_{CC} = \text{Max}$
I <sub>CCL</sub>		22	4.4		$V_{IN} = \text{Open}$	
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay	24 17	22 18	ns	Figs. 3-2, 3-4	

\*DC limits apply over operating temperature range; AC limits apply at  $T_A = +25^\circ\text{C}$  and  $V_{CC} = +5.0\text{ V}$ .  
\*\*OC — Open Collector