# 54/74178

## 4-BIT SHIFT REGISTER


P1 1 14 Vcc
P0 2 13 P2
Ds 3 12 P3
Q0 4 11 SE
CP 5 10 Q3
Q1 6 9 PE
GND 7 8 Q2

CONNECTION DIAGRAM
PINOUT A

**DESCRIPTION** — The '178 features synchronous parallel or serial entry and parallel outputs. The flip-flops are fully edge-triggered, with state changes initiated by a HIGH-to-LOW transition of the clock. Parallel Enable and Serial Enable inputs are used to select Load, Shift and Hold modes of operation. The '178 is the 14-pin version of the '179. For detail specifications, please refer to the '179 data sheet.

### **ORDERING CODE:** See Section 9

	PIN	COMMERCIAL GRADE	MILITARY GRADE	PKG
PKGS		$V_{CC} = +5.0 \text{ V } \pm 5\%,$ $T_A = 0^{\circ} \text{C to } +70^{\circ} \text{C}$	$V_{CC} = +5.0 \text{ V} \pm 10\%,$ $T_A = -55^{\circ} \text{ C} \text{ to } +125^{\circ} \text{ C}$	TYPE
Plastic DIP (P)	Α	74178PC		9A
Ceramic DIP (D)	Α	74178DC	54178DM	6A
Flatpak (F)	Α	74178FC	54178FM	31



LOGIC SYMBOL

V<sub>CC</sub> = Pin 14 GND = Pin 7

### INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions

PIN NAMES	DESCRIPTION	<b>54/74 (U.L.)</b> HIGH/LOW	
PE	Parallel Enable Input	1.0/1.0	
P <sub>0</sub> — P <sub>3</sub>	Parallel Data Inputs	1.0/1.0	
Ds	Serial Data Input	1.0/1.0	
SE CP	Shift Enable Input	1.0/1.0	
CP	Clock Pulse Input (Active Falling Edge)	1.0/1.0	
$Q_0 - Q_3$	Flip-flop Outputs	20/10	

**FUNCTIONAL DESCRIPTION** — The '178 contains four D-type edge-triggered flip-flops and sufficient interstage logic to perform parallel load, shift right or hold operations. All state changes are initiated by a HIGH-to-LOW transition of the clock. A HIGH signal on the Shift Enable (SE) input prevents parallel loading and permits a right shift each time the clock makes a negative transition. When the SE input is LOW, the signal applied to the Parallel Enable (PE) input determines whether the circuit is in a parallel load or a hold mode, as shown in the Mode Select Table. The SE, PE, Ds and Pn inputs can change when the clock is in either state, provided only that the recommended setup and hold times are observed.

#### **MODE SELECT TABLE**

	INPL	JTS	RESPONSE
SE	PE	CP	11231 31102
IJJ	XIL	الم الم	Right Shift. $D_S \rightarrow Q_0$ ; $Q_0 \rightarrow Q_1$ , etc. Parallel load $P_n \rightarrow Q_n$ . Hold

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial.

#### LOGIC DIAGRAM

