6259

8-BIT ADDRESSABLE DMOS POWER DRIVER

POWER GROUND 1
LOGIC SUPPLY 2 V_{DD}
S_0 (LSB) 3
OUT_0 4
OUT_1 5
OUT_2 6
OUT_3 7
S_1 8
LOGIC GROUND 9
POWER GROUND 10
POWER GROUND 20
CLEAR 19
DATA 18
OUT_7 17
OUT_6 16
OUT_5 15
OUT_4 14
ENABLE 13 $\overline{EN}$
S_2 (MSB) 12
POWER GROUND 11

LATCHES   DECODER LOGIC   LATCHES

Dwg. PP-050-2

Note that the A6259KA (DIP) and the A6259KLW (SOIC) are electrically identical and share a common terminal number assignment.

ABSOLUTE MAXIMUM RATINGS
at $T_A = 25°C$

Output Voltage, V_O .... **50 V**
Output Drain Current,
    Continuous, I_O .... **250 mA***
    Peak, I_{OM} .... **750 mA*†**
    Peak, I_{OM} .... **2.0 A†**
Single-Pulse Avalanche Energy,
    E_{AS} .... **75 mJ**
Logic Supply Voltage, V_{DD} .... **7.0 V**
Input Voltage Range,
    V_I .... **-0.3 V to +7.0 V**
Package Power Dissipation,
    P_D .... **See Graph**
Operating Temperature Range,
    T_A .... **-40°C to +125°C**
Storage Temperature Range,
    T_S .... **-55°C to +150°C**

*Each output, all outputs on.

† Pulse duration ≤ 100 µs, duty cycle ≤ 2%.

Caution: These CMOS devices have input static protection (Class 3) but are still susceptible to damage if exposed to extremely high static electrical charges.

The A6259KA and A6259KLW combine a 3-to-8 line CMOS decoder and accompanying data latches, control circuitry, and DMOS outputs in a multi-functional power driver capable of storing single-line data in the addressable latches or use as a decoder or demuliplexer. Driver applications include relays, solenoids, and other medium-current or high-voltage peripheral power loads.

The CMOS inputs and latches allow direct interfacing with microprocessor-based systems. Use with TTL may require appropriate pull-up resistors to ensure an input logic high. Four modes of operation are selectable with the CLEAR and ENABLE inputs.

The addressed DMOS output inverts the DATA input with all unaddressed outputs remaining in their previous states. All of the output drivers are disabled (the DMOS sink drivers turned off) with the CLEAR input low and the ENABLE input high. The A6259KA/KLW DMOS open-drain outputs are capable of sinking up to 750 mA. Similar devices with reduced $r_{DS(on)}$ are available as the A6A259.

The A6259KA is furnished in a 20-pin dual in-line plastic package. The A6259KLW is furnished in a 20-lead wide-body, small-outline plastic package (SOIC) with gull-wing leads for surface-mount applications. Copper lead frames, reduced supply current requirements, and low on-state resistance allow both devices to sink 150 mA from all outputs continuously, to ambient temperatures over 85°C.

FEATURES

■ 50 V Minimum Output Clamp Voltage

■ 250 mA Output Current (all outputs simultaneously)

■ 1.3 Ω Typical $r_{DS(on)}$

■ Low Power Consumption

■ Replacements for TPIC6259N and TPIC6259DW

Always order by complete part number:

Part Number	Package	$R_{\theta JA}$	$R_{\theta JC}$
A6259KA	20-pin DIP	55°C/W	25°C/W
A6259KLW	20-lead SOIC	70°C/W	17°C/W

Allegro® MicroSystems, Inc.

6259
8-BIT ADDRESSABLE
# DMOS POWER DRIVER

Dwg. GS-004A

LOGIC SYMBOL

Dwg. FP-046

Dwg. EP-010-15

LOGIC INPUTS

Dwg. EP-063

DMOS POWER DRIVER OUTPUT

FUNCTION TABLE

|	Inputs		Addressed	Other	
$\overline{\text{CLEAR}}$	ENABLE	DATA	OUTPUT	OUTPUTs	Function
H	L	H	L	R	Addressable
H	L	L	H	R	Latch
H	H	X	R	R	Memory
L	L	H	L	H	8-Line
L	L	L	H	H	Demultiplexer
L	H	X	H	H	Clear

L = Low Logic Level   H = High Logic Level   X = Irrelevant   R = Previous State

LATCH SELECTION TABLE

Select Inputs			Addressed
S_2 (MSB)	S_1	S_0 (LSB)	OUTPUT
L	L	L	0
L	L	H	1
L	H	L	2
L	H	H	3
H	L	L	4
H	L	H	5
H	H	L	6
H	H	H	7

FUNCTIONAL BLOCK DIAGRAM

Dwg. FP-047-1

Grounds (terminals 1, 9, 10, 11, and 20) must be connected externally to a single point.

6259
8-BIT ADDRESSABLE
DMOS POWER DRIVER

RECOMMENDED OPERATING CONDITIONS
over operating temperature range

Logic Supply Voltage Range, V_{DD} .... 4.5 V to 5.5 V
High-Level Input Voltage, V_{IH} .... $\geq 0.85V_{DD}$
Low-level input voltage, V_{IL} .... $\leq 0.15V_{DD}$

ELECTRICAL CHARACTERISTICS at T_A = +25°C, V_{DD} = 5 V, t_{ir} = $t_{if} \leq 10$ ns (unless otherwise specified).

| Characteristic	Symbol	Test Conditions	Limits			Units
			Min.	Typ.	Max.	
Logic Supply Voltage	V_{DD}	Operating	4.5	5.0	5.5	V
Output Breakdown Voltage	$V_{(BR)DSX}$	I_O = 1 mA	50	—	—	V
Off-State Output Current	I_{DSX}	V_O = 40 V	—	0.05	1.0	μA
		V_O = 40 V, T_A = 125°C	—	0.15	5.0	μA
Static Drain-Source On-State Resistance	$r_{DS(on)}$	I_O = 250 mA, V_{DD} = 4.5 V	—	1.3	2.0	Ω
		I_O = 250 mA, V_{DD} = 4.5 V, T_A = 125°C	—	2.0	3.2	Ω
		I_O = 500 mA, V_{DD} = 4.5 V (see note)	—	1.3	2.0	Ω
Nominal Output Current	$I_{O(nom)}$	$V_{DS(on)}$ = 0.5 V, T_A = 85°C	—	250	—	mA
Logic Input Current	I_{IH}	V_I = V_{DD} = 5.5 V	—	—	1.0	μA
	I_{IL}	V_I = 0, V_{DD} = 5.5 V	—	—	-1.0	μA
Prop. Delay Time	t_{PLH}	I_O = 250 mA, C_L = 30 pF	—	625	—	ns
	t_{PHL}	I_O = 250 mA, C_L = 30 pF	—	140	—	ns
Output Rise Time	t_r	I_O = 250 mA, C_L = 30 pF	—	650	—	ns
Output Fall Time	t_f	I_O = 250 mA, C_L = 30 pF	—	400	—	ns
Supply Current	$I_{DD(off)}$	V_{DD} = 5.5 V, Outputs OFF	—	15	100	μA
	$I_{DD(on)}$	V_{DD} = 5.5 V, Outputs ON	—	150	300	μA

Typical Data is at V_{DD} = 5 V and is for design information only.

NOTE — Pulse test, duration $\leq$ 100 μs, duty cycle $\leq$ 2%.

## FUNCTIONAL DESCRIPTION and INPUT REQUIREMENTS

Dwg. WP-036

OUTPUT SWITCHING TIME

Dwg. WP-037

DATA INPUT REQUIREMENTS

Data Active Time Before Enable
(Data Set-Up Time), $t_{su(D)}$ .... **20 ns**
Data Active Time After Enable
(Data Hold Time), $t_{h(D)}$ .... **20 ns**
Data Pulse Width, $t_{w(D)}$ .... **40 ns**
Input Logic High, V_{IH} .... $\geq$ **0.85V$_{DD}$**
Input Logic Low, V_{IL} .... $\leq$ **0.15V$_{DD}$**

Four modes of operation are selectable by controlling the CLEAR and ENABLE inputs as shown above.

In the addressable-latch mode, data at the DATA input is written into the addressed transparent latch. The addressed output inverts the data input with all other outputs remaining in their previous states.

In the memory mode, all outputs remain in their previous states and are unaffected by the DATA or address (S_n) inputs. To prevent entering erroneus data in the latches, ENABLE should be held HIGH while the address lines are changing.

In the demultiplexing/decoding mode, the addressed output inverts the data input and all other outputs are OFF.

In the clear mode, all outputs are OFF and are unaffected by the DATA or address (S_N) inputs.

Given the appropriate inputs, when DATA is LOW for a given address, the output is OFF; when DATA is HIGH, the output is ON and can sink current.

TEST CIRCUITS

$$E_{AS} = I_{AS} \times V_{(BR)DSX} \times t_{AV}/2$$

**Single-Pulse Avalanche Energy Test Circuit
and Waveforms**

TERMINAL DESCRIPTIONS

| Terminal No.	Terminal Name	Function
1	POWER GROUND	Reference terminal for output voltage measurements (OUT_{0-3}).
2	LOGIC SUPPLY	(V_{DD}) The logic supply voltage (typically 5 V).
3	S_0	Binary-coded output-select input, least-significant bit.
4	OUT_0	Current-sinking, open-drain DMOS output, address 000.
5	OUT_1	Current-sinking, open-drain DMOS output, address 001.
6	OUT_2	Current-sinking, open-drain DMOS output, address 010.
7	OUT_3	Current-sinking, open-drain DMOS output, address 011.
8	S_1	Binary-coded output-select input.
9	LOGIC GROUND	Reference terminal for input voltage measurements.
10	POWER GROUND	Reference terminal for output voltage measurements (OUT_{0-3}).
11	POWER GROUND	Reference terminal for output voltage measurements (OUT_{4-7}).
12	S_2	Binary-coded output-select input, most-significant bit.
13	ENABLE	Mode control input; see Function Table.
14	OUT_4	Current-sinking, open-drain DMOS output, address 100.
15	OUT_5	Current-sinking, open-drain DMOS output, address 101.
16	OUT_6	Current-sinking, open-drain DMOS output, address 110.
17	OUT_7	Current-sinking, open-drain DMOS output, address 111.
18	DATA	CMOS data input to the addressed output latch. When enabled, the addressed output inverts the data input (DATA = HIGH, OUTPUT = LOW).
19	CLEAR	Mode control input; see Function Table.
20	POWER GROUND	Reference terminal for output voltage measurements (OUT_{4-7}).

NOTE — Grounds (terminals 1, 9, 10, 11, and 20) must be connected externally to a single point.

6259
8-BIT ADDRESSABLE
DMOS POWER DRIVER

A6259KA

Dimensions in Inches
(controlling dimensions)

20   11

0.280
0.240

1   0.070   0.100   10   0.005
       0.045   BSC   MIN

1.060
0.980

0.210
MAX

0.015
MIN

0.022
0.014

0.014
0.008

0.430
MAX

0.300
BSC

0.150
0.115

Dwg. MA-001-20 in

Dimensions in Millimeters
(for reference only)

20   11

7.11
6.10

1   1.77   2.54   10   0.13
       1.15   BSC   MIN

26.92
24.89

5.33
MAX

0.39
MIN

0.558
0.356

0.355
0.204

10.92
MAX

7.62
BSC

3.81
2.93

Dwg. MA-001-20 mm

NOTES: 1. Exact body and lead configuration at vendor's option within limits shown.
       2. Lead spacing tolerance is non-cumulative.
       3. Lead thickness is measured at seating plane or below.

A6259KLW
Dimensions in Inches
(for reference only)

20   11

0.2992
0.2914

1   2   3

0.020
0.013

0.5118
0.4961

0.050
BSC

0.0125
0.0091

0.419
0.394

0.050
0.016

0° TO 8°

0.0926
0.1043

0.0040 MIN.

Dwg. MA-008-20 in

Dimensions in Millimeters
(controlling dimensions)

20   11

7.60
7.40

1   2   3

0.51
0.33

13.00
12.60

1.27
BSC

0.32
0.23

10.65
10.00

1.27
0.40

0° TO 8°

2.65
2.35

0.10 MIN.

Dwg. MA-008-20 mm

NOTES: 1. Exact body and lead configuration at vendor's option within limits shown.
2. Lead spacing tolerance is non-cumulative.

6259
8-BIT ADDRESSABLE
DMOS POWER DRIVER

The products described here are manufactured under one or more U.S. patents or U.S. patents pending.

Allegro MicroSystems, Inc. reserves the right to make, from time to time, such departures from the detail specifications as may be required to permit improvements in the performance, reliability, or manufacturability of its products. Before placing an order, the user is cautioned to verify that the information being relied upon is current.

Allegro products are not authorized for use as critical components in life-support devices or systems without express written approval.

The information included herein is believed to be accurate and reliable. However, Allegro MicroSystems, Inc. assumes no responsibility for its use; nor for any infringement of patents or other rights of third parties which may result from its use.