
# **5810-F**

# BiMOS II 10-BIT SERIAL-INPUT, LATCHED SOURCE DRIVERS FOR -40 °C TO +85 °C OPERATION



The UCQ5810AF, UCQ5810EPF, and UCQ5810LWF combine a 10-bit CMOS shift register and accompanying data latches, control circuitry, bipolar sourcing outputs with DMOS active pull-downs. Designed primarily to drive vacuum-fluorescent displays, the 60 V and -40 mA output ratings also allow these devices to be used in many other peripheral power driver applications. The UCQ5810AF/EPF/LWF feature reduced supply requirements (active DMOS pull-downs) and lower saturation voltages when compared with the original UCQ5810A.

The CMOS shift register and latches allow direct interfacing with microprocessor-based systems. With a 5 V supply, they will operate to at least 3.3 MHz. At 12 V, higher speeds are possible. Use with TTL may require appropriate pull-up resistors to ensure an input logic high.

A CMOS serial data output enables cascade connections in applications requiring additional drive lines. Similar devices are available as the UCQ5811A (12 bits), UCQ5812AF/EPF (20 bits), and UCQ5818AF/EPF (32 bits).

The UCQ5810AF/EPF/LWF output source drivers are npn Darlingtons capable of sourcing up to 40 mA. The DMOS active pull-downs are capable of sinking up to 15 mA. For inter-digit blanking, all of the output drivers can be disabled and the DMOS sink drivers turned on by the BLANKING input high.

The UCQ5810AF is furnished in an 18-pin dual in-line plastic package. The UCQ5810EPF is furnished in a 20-lead plastic chip carrier. The UCQ5810LWF is furnished in a wide-body, small-outline plastic package (SOIC) with gull-wing leads. Copper lead frames, reduced supply current requirements, and lower output saturation voltages allow all devices to source 25 mA from all outputs continuously, over the entire operating temperature range.

#### FEATURES


- High-Speed Source Drivers
- 60 V Minimum
- Output Breakdown

  Improved Replacements
  - for TL4810B
- Low Output Saturation Voltages
- Low-Power CMOS Logic and Latches
- To 3.3 MHz Data Input Rate
- Active DMOS Pull-Downs


Always order by complete part number, e.g., UCQ5810AF .




#### UCQ5810EPF




#### UCQ5810LWF





FUNCTIONAL BLOCK DIAGRAM

#### **TYPICAL INPUT CIRCUIT**



Dwg. EP-010-4A


LOGIC SUPPLY

SERIAL DATA OUT

LOAD SUPPLY

Dwg. FP-013-

#### **TYPICAL OUTPUT DRIVER**



ALLOWABLE PACKAGE POWER DISSIPATION IN WATTS 2.5 2.0 SUFFIX 'A', Reja = 60°C/W SUFFIX 'EP', ReJA = 78°C/W 1.5 1.0 0.5 SUFFIX 'LW' 0 100 25 50 75 125 150 AMBIENT TEMPERATURE IN °C Dwg. GP-024C




115 Northeast Cutoff, Box 15036 Worcester, Massachusetts 01615-0036 (508) 853-5000 Copyright © 1988, 2002 Allegro MicroSystems, Inc.

# ELECTRICAL CHARACTERISTICS over operating temperature range, $V_{BB}$ = 60 V unless otherwise noted.

			Limits	6 @ V <sub>DC</sub>	) = 5 V	Limits				
Characteristic	Symbol	Test Conditions	MIn.	Тур.	Max.	Min.	Тур.	Max.	Units	
Output Leakage Current	I <sub>CEX</sub>	V <sub>OUT</sub> = 0 V, T <sub>A</sub> = +70°C	—	-5.0	-15	—	-5.0	-15	μA	
Output Voltage	V <sub>OUT(1)</sub>	I <sub>OUT</sub> = -25 mA	58	58.5	_	58	58.5	_	V	
	V <sub>OUT(0)</sub>	I <sub>OUT</sub> = 1 mA	—	1.0	1.5	—	—	—	V	
		I <sub>OUT</sub> = 2 mA	_	_	_	_	1.0	1.5	V	
Output Pull-Down Current	I <sub>OUT(0)</sub>	$V_{OUT} = 5 V \text{ to } V_{BB}$	2.0	3.5	_	_	_	_	mA	
		$V_{OUT} = 20 \text{ V to } V_{BB}$	_	_	_	8.0	13	_	mA	
Input Voltage	V <sub>IN(1)</sub>		3.5	_	5.3	10.5		12.3	V	
	V <sub>IN(0)</sub>		-0.3	_	+0.8	-0.3		+0.8	V	
Input Current	I <sub>IN(1)</sub>	V <sub>IN</sub> = V <sub>DD</sub>	_	_	100	_		240	μA	
	I <sub>IN(0)</sub>	V <sub>IN</sub> = 0.8 V	_	-0.05	-0.5	_	-0.1	-1.0	μA	
Serial Data Output Voltage	V <sub>OUT(1)</sub>	I <sub>OUT</sub> = -200 μA	4.5	4.7	_	11.7	11.8	_	V	
	V <sub>OUT(0)</sub>	I <sub>OUT</sub> = 200 μA	_	200	250	_	100	200	mV	
Maximum Clock Frequency	f <sub>clk</sub>		3.3*	_	_	_		_	MHz	
Supply Current	I <sub>DD(1)</sub>	All Outputs High	-	100	300	_	200	500	μA	
	I <sub>DD(0)</sub>	All Outputs Low	_	100	300	_	200	500	μA	
	I <sub>BB(1)</sub>	Outputs High, No Load	_	0.7	2.0	_	0.7	2.0	mA	
	I <sub>BB(0)</sub>	Outputs Low	_	10	100	_	10	100	μA	
Blanking to Output Delay	t <sub>PHL</sub>	C <sub>L</sub> = 30 pF, 50% to 50%	—	2000			1000	—	ns	
	t <sub>PLH</sub>	C <sub>L</sub> = 30 pF, 50% to 50%	—	1000	_	_	850	_	ns	
Output Fall Time	t <sub>f</sub>	C <sub>L</sub> = 30 pF, 90% to 10%	—	1450	_	_	650	—	ns	
Output Rise Time	t <sub>r</sub>	C <sub>L</sub> = 30 pF, 10% to 90%	_	650	_	_	700	_	ns	

Negative current is defined as coming out of (sourcing) the specified device pin.

\* Operation at a clock frequency greater than the specified minimum value is possible but not warranteed.



#### Dwg. No. A-12,649A

#### TIMING REQUIREMENTS

 $(T_A = +25^{\circ}C, V_{DD} = 5 V, \text{ Logic Levels are } V_{DD} \text{ and Ground})$ 

Timing is representative of a 3.3 MHz clock. Higher speeds may be attainable with increased supply voltage; operation at high temperatures will reduce the specified maximum clock frequency.

Serial Data present at the input is transferred to the shift register on the logic "0" to logic "1" transition of the CLOCK input pulse. On succeeding CLOCK pulses, the registers shift data information towards the SERIAL DATA OUT-PUT. The SERIAL DATA must appear at the input prior to the rising edge of the CLOCK input waveform.

Information present at any register is transferred to the respective latch when the STROBE is high (serial-to-parallel conversion). The latches will continue to accept new data as long as the STROBE is held high. Applications where the latches are bypassed (STROBE tied high) will require that the BLANKING input be high during serial data entry.

When the BLANKING input is high, the output source drivers are disabled (OFF); the DMOS sink drivers are ON. The information stored in the latches is not affected by the BLANKING input. With the BLANKING input low, the outputs are controlled by the state of their respective latches.

	Clock Input	Shift Register Contents						ents	Serial		Latch Contents							Output Contents				
			I <sub>2</sub>	I <sub>3</sub>			I <sub>N-1</sub>	I <sub>N</sub>	Data Output	Strobe Input	I <sub>1</sub>	I <sub>2</sub>	I <sub>3</sub>		I <sub>N-1</sub>	I <sub>N</sub>	Blanking	I <sub>1</sub>	l <sub>2</sub>	I <sub>3</sub> .	I <sub>N-1</sub>	I <sub>N</sub>
Н	Г	н	R <sub>1</sub>	R <sub>2</sub>	<u>.</u>		R <sub>N-2</sub>	R <sub>N-1</sub>	R <sub>N-1</sub>													
L	Г	L	$R_1$	R <sub>2</sub>			R <sub>N-2</sub>	R <sub>N-1</sub>	R <sub>N-1</sub>													
Х	l	R <sub>1</sub>	$R_2$	R <sub>3</sub>	; .		R <sub>N-1</sub>	R <sub>N</sub>	R <sub>N</sub>													
		х	Х	Х			Х	Х	х	L	R <sub>1</sub>	$R_2$	$R_3$		R <sub>N-1</sub>	$R_N$						
		Р <sub>1</sub>	P <sub>2</sub>	P3			P <sub>N-1</sub>	P <sub>N</sub>	P <sub>N</sub>	Н	P <sub>1</sub>	P <sub>2</sub>	Ρ3		P <sub>N-1</sub>	$P_N$	L	P <sub>1</sub>	$P_2$	P <sub>3</sub> .	P <sub>N-</sub>	<sub>1</sub> P <sub>N</sub>
											Х	Х	Х		Х	Х	н	L	L	L.	L	L


#### **TRUTH TABLE**

L = Low Logic Level H = High Logic Level X = Irrelevant P = Present State R = Previous State



#### UCQ5810AF


Dimensions in Inches (controlling dimensions)



NOTES: 1. Exact body and lead configuration at vendor's option within limits shown.

- 2. Lead spacing tolerance is non-cumulative.
- 3. Lead thickness is measured at seating plane or below.
- 4. Supplied in standard sticks/tubes of 21 devices.

UCQ5810EPF




NOTES: 1. Exact body and lead configuration at vendor's option within limits shown.

- 2. Lead spacing tolerance is non-cumulative.
- 3. Supplied in standard sticks/tubes of 48 devices or add "TR" to part number for tape and reel.



115 Northeast Cutoff, Box 15036 Worcester, Massachusetts 01615-0036 (508) 853-5000

#### UCQ5810LWF



NOTES: 1. Exact body and lead configuration at vendor's option within limits shown.

- 2. Lead spacing tolerance is non-cumulative.
- 3. Supplied in standard sticks/tubes of 41 devices or add "TR" to part number for tape and reel.

The products described here are manufactured under one or more U.S. patents or U.S. patents pending.

Allegro MicroSystems, Inc. reserves the right to make, from time to time, such departures from the detail specifications as may be required to permit improvements in the performance, reliability, or manufacturability of its products. Before placing an order, the user is cautioned to verify that the information being relied upon is current.

Allegro products are not authorized for use as critical components in life-support devices or systems without express written approval.

The information included herein is believed to be accurate and reliable. However, Allegro MicroSystems, Inc. assumes no responsibility for its use; nor for any infringement of patents or other rights of third parties which may result from its use.



115 Northeast Cutoff, Box 15036 Worcester, Massachusetts 01615-0036 (508) 853-5000