## 54S/74S139 54LS/74LS139 DUAL 1-OF-4 DECODER

DESCRIPTION - The ' 139 is a high speed dual 1-of-4 decoder/demultiplexer. The device has two independent decoders, each accepting two inputs and providing four mutually exclusive active LOW outputs. Each decoder has an active LOW Enable input which can be used as a data input for a 4 -output demultiplexer. Each half of the ' 139 can be used as a function generator providing all four minterms of two variables. The '139 is fabricated with the Schottky barrier diode process for high speed.

- SCHOTTKY PROCESS FOR HIGH SPEED
- MULTIFUNCTION CAPABILITY
- TWO COMPLETELY INDEPENDENT 1-OF-4 DECODERS
- ACTIVE LOW MUTUALLY EXCLUSIVE OUTPUTS

ORDERING CODE: See Section 9

| PKGS | PIN OUT | COMMERCIAL GRADE | MILITARY GRADE | $\begin{aligned} & \text { PKG } \\ & \text { TYPE } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} & V_{\mathrm{Cc}}=+5.0 \mathrm{~V} \pm 5 \%, \\ & \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \end{aligned}$ | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=+5.0 \mathrm{~V} \pm 10 \%, \\ \mathrm{~T}_{\mathrm{A}}=-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{gathered}$ |  |
| Plastic DIP (P) | A | 74S139PC, 74LS139PC |  | 9B |
| Ceramic DIP (D) | A | 74S139DC, 74LS139DC | 54S139DM, 54LS139DM | 6B |
| Flatpak <br> (F) | A | 74S139FC, 74LS139FC | 54S139FM, 54LS139FM | 4L |

CONNECTION DIAGRAM PINOUT A


LOGIC SYMBOL

$\mathrm{Vcc}=\operatorname{Pin} 16$ GND $=\operatorname{Pin} 8$

INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions

| PIN NAMES | DESCRIPTION | 54/74S (U.L.) <br> HIGH/LOW | 54/74LS (U.L.) <br> HIGH/LOW |
| :--- | :--- | :---: | :---: |
| $A_{0}, A_{1}$ | Address Inputs | $1.25 / 1.25$ | $0.5 / 0.25$ |
| $\bar{E}$ | $1.25 / 1.25$ | $0.5 / 0.25$ |  |
| $\bar{O}_{0}-\bar{O}_{3}$ | Enable Input (Active LOW) | $25 / 12.5$ | 10.5 .0 |
|  | Outputs (Active LOW) | $(2.5)$ |  |

FUNCTIONAL DESCRIPTION - The '139 is a high speed dual 1-of-4 decoder/demultiplexer fabricated with the Schottky barrier diode process. The device has two independent decoders, each of which accepts two binary weighted inputs ( $A_{0}, A_{1}$ ) and provides four mutually exclusive active LOW outputs ( $\bar{O}_{0}-\bar{O}_{3}$ ). Each decoder has an active LOW enable ( $\overline{\mathrm{E}}$ ). When $\overline{\mathrm{E}}$ is HIGH all outputs are forced HIGH. The enable can be used as the data input for a 4-output demultiplexer application. Each half of the ' 139 generates all four minterms of two variables. These four minterms are useful in some applications, replacing multiple gate functions as shown in Figure a, and thereby reducing the number of packages required in a logic network.

TRUTH TABLE

| INPUTS |  |  | OUTPUTS |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\mathrm{E}}$ | A0 | $\mathrm{A}_{1}$ | $\bar{O}_{0}$ | $\bar{O}_{1}$ | $\bar{O}_{2}$ | $\bar{O}_{3}$ |
| H | X | X | H | H | H | H |
| L | L | L | L | H | H | H |
| L | H | L | H | L | H | H |
| L | L | H | H | H | L | H |
| L | H | H | H | H | H | L |

$H=$ HIGH Voltage Level $\mathrm{L}=$ LOW Voltage Level $X=$ Immaterial





A



Fig. a

## LOGIC DIAGRAM



DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwisespecified)

| SYMBOL | PARAMETER | 54/74LS |  | 54/74S |  | UNITS | CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max |  |  |
| Icc | Power Supply Current |  | 11 |  | 90 | mA | $\mathrm{Vcc}=\mathrm{Max}$ |

AC CHARACTERISTICS: $\mathrm{VCC}=+5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ (See Section 3 for waveforms and load configurations)

| SYMBOL | PARAMETER | 54/74LS | 54/74S | UNITS | CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $C_{L}=15 \mathrm{pF}$ | $\begin{aligned} & C_{L}=15 \mathrm{pF} \\ & \mathrm{R}_{\mathrm{L}}=280 \Omega \end{aligned}$ |  |  |
|  |  | Min Max | Min Max |  |  |
| $\begin{aligned} & \text { tpLH } \\ & \text { tphi } \end{aligned}$ | Propagation Delay $A_{0}$ or $A_{1}$ to $\bar{O}_{n}$ | $\begin{aligned} & 18 \\ & 27 \end{aligned}$ | $\begin{aligned} & 12 \\ & 12 \end{aligned}$ | ns | Figs. 3-1, 3-4, 3-5 |
| $\begin{aligned} & \overline{\mathrm{tPLH}} \\ & \text { tPHL } \end{aligned}$ | Propagation Delay $\overline{\mathrm{E}}$ to $\overline{\mathrm{O}}_{\mathrm{n}}$ | $\begin{aligned} & 15 \\ & 24 \end{aligned}$ | $\begin{array}{r} 8.0 \\ 10 \end{array}$ | ns | Figs. 3-1, 3-5 |

