54S/74S114 54LS/74LS114

DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP

(With Common Clocks and Clears)

DESCRIPTION — The '114 features individual J, K and set inputs and common clock and common clear inputs. When the clock goes HIGH the inputs are enabled and data will be accepted. The logic level of the J and K inputs may be allowed to change when the Clock Pulse is HIGH and the bistable will perform according to the truth table as long as the minimum setup times are observed. Input data is transferred to the outputs on the negative-going edge of the clock pulse.

TRUTH TABLE

11	NPUTS	OUTPUT			
	@ t _n	@ t _{n + 1}			
J	K	Q			
L	L	Qn			
L	Н	L			
Н	L	Н			
lн	н Н	$\bar{\mathbf{Q}}_{\mathbf{n}}$			

Asynchronous Inputs:

LOW input to \overline{S}_D sets Q to HIGH level LOW input to \overline{C}_D sets Q to LOW level Clear and Set are independent of clock Simultaneous LOW on \overline{C}_D and \overline{S}_D makes both Q and \overline{Q} HIGH


H = HIGH Voltage Level L = LOW Voltage Level

 t_n = Bit time before clock pulse. $t_n + 1$ = Bit time after clock pulse.


ORDERING CODE: See Section 9

	PIN	COMMERCIAL GRADE	MILITARY GRADE	PKG
PKGS	OUT	$V_{CC} = +5.0 \text{ V} \pm 5\%,$ $T_A = 0^{\circ}\text{C to } +70^{\circ}\text{C}$	$V_{CC} = +5.0 \text{ V} \pm 10\%,$ $T_A = -55^{\circ} \text{ C to} +125^{\circ} \text{ C}$	TYPE
Plastic DIP (P)	Α	74S114PC, 74LS114PC		9A
Ceramic DIP (D)	Α	74S114DC, 74LS114DC	54S114DM, 54LS114DM	6A
Flatpak (F)	Α	74S114FC, 74LS114FC	54S114FM, 54LS114FM	31

CONNECTION DIAGRAM PINOUT A



LOGIC SYMBOL




GND = Pin 7

INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions

PIN NAMES	DESCRIPTION	54/74S (U.L.) HIGH/LOW	54/74LS (U.L.) HIGH/LOW	
J ₁ , J ₂ , K ₁ , K ₂	Data Inputs	1.25/1.0	0.5/0.25	
CP	Clock Pulse Input (Active Falling Edge)	5.0/5.0	2.0/0.5	
C̄ _D	Direct Clear Input (Active LOW)	5.0/8.75	1.5/0.5	
SD1, SD2	Direct Set Inputs (Active LOW)	2.5/4.375	1.5/0.5	
$Q_1, Q_2, \overline{Q}_1, \overline{Q}_2$	Outputs	25/12.5	10/5.0	
., -, ., -			(2.5)	

LOGIC DIAGRAM (one half shown)



DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	54/74\$		54/74LS		UNITS	CONDITIONS
		Min	Max	Min	Max		
lcc	Power Supply Current		50		8.0	mA	V _{CC} = Max, V _{CP} = 0 V

AC CHARACTERISTICS: $V_{CC} = +5.0 \text{ V}$, $T_A = +25^{\circ}\text{C}$ (See Section 3 for waveforms and load configurations)

SYMBOL	PARAMETER	CL =	54/74S C _L = 15 pF R _L = 280 Ω		74LS 15 pF	UNITS	CONDITIONS
	<u> </u>	Min	Max	Min	Max		
f _{max}	Maximum Clock Frequency	80		30		MHz	Figs. 3-1, 3-9
tplH tpHL	Propagation Delay CP to Q or Q		7.0 7.0		16 24	ns	Figs. 3-1, 3-9
t _{PLH}	Propagation Delay C _D or S _{Dn} to Q or Q		7.0 7.0		16 24	ns	Figs. 3-1, 3-10

AC OPERATING REQUIREMENTS: $V_C = +5.0 \text{ V}$, $T_A = +25^{\circ} \text{ C}$

SYMBOL	PARAMETER	54/74	IS 5	54/74LS		UNITS	CONDITIONS
		Min N	Max Mi	n	Мах	0	CONDITIONS
t _s (H) t _s (L)	Setup Time J _n or K _n to CP	7.0 7.0	20			ns	Fig. 3-7
t _h (H) t _h (L)	Hold Time J _n or K _n to CP	0		0		ns	Fig. 3-7
t _w (H) t _w (L)	CP Pulse Width	6.0 6.5	20			ns	Fig. 3-9
tw	CD or SDn Pulse Width	8.0	1:	5		ns	Fig. 3-10