

	DECOMPTION	
CP	Clock Pulse Input (Active Rising Edge)	
к	Serial Expansion Input	
M	Mode Control Input	
MR	Asynchronous Master Reset Input (Active LOW)	
X <sub>0</sub> — X <sub>7</sub>	Multiplicand Data Inputs	
Y	Serial Multiplier Input	
S	Serial Product Output	

0.75/0.75

0.75/0.75

0.5/0.3

0.5/0.3

2.0/2.0

25/7.5(5.0)

X

S



## **FUNCTION TABLE**

		INF	PUTS	ITS		INTERNAL	OUTPUT	FUNCTION	
MR	СР	к	М	Xi	Υ	Y <sub>a-1</sub>	S		
-		L	L					Most Significant Multiplier Device	
-		cs	н					Devices Cascaded in Multiplier String	
L				OP		L	L	Load New Multiplicand and Clear Internal Sum and Carry Registers	
н							-	Device Enabled	
н	Г				L	L	AR	Shift Sum Register	
н	μ				L	Н	AR	Add Multiplicand to Sum Register and Shift	
н	-				н	L	AR	Subtract Multiplicand from Sum Register and Shift	
н					н	н	AR	Shift Sum Register	

AR = Output as required per Booth's algorithm

**FUNCTIONAL DESCRIPTION** — Referring to the logic diagram, the multiplicand  $(X_0 - X_7)$  latches are enabled to receive new data when MR is LOW. Data that meet the setup time requirements is latched and stored when MR goes HIGH. The LOW signal on MR also clears the  $Y_{a-1}$  flip-flop as well as the carry-save flip-flops and the partial product register in the arithmetic section. *Figure a* is a conceptual logic diagram of a typical cell in the arithmetic section, except for the first (X<sub>7</sub>) cell, in which K is the B<sub>i</sub> input and M is incorporated into the carry logic. The cells use the carry-save technique to avoid the complexity and delays inherent in look-ahead carry schemes for longer words.

*Figure b* is a timing diagram for an 8 x 8 multiplication process. New multiplicand data enters the X latches during bit time T<sub>0</sub>. It is assumed that MR goes LOW shortly after the CP rising edge that marks the beginning of T<sub>0</sub> and goes HIGH again shortly after the beginning of T<sub>1</sub>. The LSB (Y<sub>0</sub>) of the multiplier is applied to the Y input during T<sub>1</sub> and combines with X<sub>0</sub> in the least significant cell to form the appropriate D input (X<sub>0</sub> Y<sub>0</sub>) to the sum flip-flop. This is clocked into the sum flip-flop by the CP rising edge at the beginning of T<sub>2</sub> and this LSB (S<sub>0</sub>) of the product is available shortly thereafter at the S output of the package. The next-least bit Y<sub>1</sub> of the multiplier is also applied during T<sub>2</sub>. The detailed logic design of the cell is such that during T<sub>2</sub> the D input to the sum flip-flop of the least significant cell, the X<sub>1</sub>Y<sub>0</sub> product. Thus the term (X<sub>1</sub>Y<sub>0</sub> + X<sub>0</sub>Y<sub>1</sub>) is formed at the D input of the least significant sum flip-flop during T<sub>2</sub> and this next-least term S<sub>1</sub> of the product is available at the S output shortly after the CP rising edge at the beginning of T<sub>3</sub>. Due to storage in the two preceding cells and in its own carry flip-flop, the D input to the least significant sum flip-flop during T<sub>3</sub> will contain the products X<sub>2</sub>Y<sub>0</sub> and X<sub>1</sub>Y<sub>1</sub> as well as X<sub>0</sub>Y<sub>2</sub>. During each succeeding bit time the S output contains information formed one stage further upstream. For example, the S output during T<sub>9</sub> contains X<sub>7</sub>Y<sub>0</sub>, which was actually formed during T<sub>1</sub>.

The MSB Y<sub>7</sub> (the sign bit Y<sub>S</sub>) of the multiplier is first applied to the Y input during T<sub>8</sub> and must also be applied during bit times T<sub>9</sub> through T<sub>16</sub>. This extension of the sign bit is a necessary adjunct to the implementation of Booth's algorithm and is a built-in feature of the '322 Shift Register. *Figure c* shows the method of using two '384s to perform a 12 x n bit multiplication. Notice that the sign of X is effectively extended by connecting X<sub>11</sub> to X<sub>4</sub> — X<sub>7</sub> of the most significant package. Whereas the 8 x 8 multiplication required 18 clock periods (m + n to form the product terms plus T<sub>0</sub> to clear the multiplier plus T<sub>17</sub> to recognize and store S<sub>15</sub>), the arrangement of *Figure c* requires 12 + n bits to form the product terms plus the bit times to clear the multiplier and to recognize and store S<sub>n</sub> + 11.









Fig. c A 12-Bit by N-Bit Two's Complement Multiplier

## 384

SYMBOL	PARAMETER	54/	74LS	UNITS	CONDITIONS
		Min	Max		
los	Output Short Circuit Current	-20	-100	mA	V <sub>CC</sub> = Max
lcc	Power Supply Current		155	mA	V <sub>CC</sub> = Max
	ACTERISTICS: $V_{CC} = +5.0 \text{ V}, \text{ T}_{A} =$	+25° C (See \$	Section 3 for 74LS	r waveforms a	and load configuration
AC CHAR	ACTERISTICS: $V_{CC} = +5.0 \text{ V}, \text{ T}_{A} =$ PARAMETER	+25° C (See \$ 54/ CL =	Section 3 for <b>74LS</b> 15 pF	waveforms a	and load configuration
AC CHAR	ACTERISTICS: V <sub>CC</sub> = +5.0 V, T <sub>A</sub> =	+25° C (See \$ 54/ CL = Min	Section 3 for 74LS 15 pF Max	units	CONDITIONS
AC CHAR SYMBOL	ACTERISTICS: V <sub>CC</sub> = +5.0 V, T <sub>A</sub> = PARAMETER Maximum Clock Frequency	+25°C (See 5 54/ C <sub>L</sub> = Min 25	Section 3 for 74LS 15 pF Max	units	CONDITIONS
AC CHAR SYMBOL f <sub>max</sub> t <sub>PLH</sub>	ACTERISTICS: V <sub>CC</sub> = +5.0 V, T <sub>A</sub> = PARAMETER Maximum Clock Frequency Propagation Delay	+25°C (See 5 54/ C <sub>L</sub> = Min 25	Section 3 for 74LS 15 pF Max 20	UNITS	CONDITIONS
AC CHAR SYMBOL fmax tPLH tPHL	ACTERISTICS: V <sub>CC</sub> = +5.0 V, T <sub>A</sub> = PARAMETER Maximum Clock Frequency Propagation Delay CP to S	+25° C (See 5 54/ C <sub>L</sub> = Min 25	Section 3 for 74LS 15 pF Max 20 20	UNITS MHz ns	CONDITIONS

## AC OPERATING REQUIREMENTS: $V_{CC} = +5.0 \text{ V}$ , $T_A = +25^{\circ} \text{ C}$

SYMBOL		54/	74LS	LINITS	CONDITIONS
		Min	Max		CONDITIONS
t <sub>s</sub> (H) t <sub>s</sub> (L)	Setup Time HIGH or LOW K to CP	18 18		ns	
t <sub>s</sub> (H) t <sub>s</sub> (L)	Setup Time HIGH or LOW Y to CP	32 32		ns	Fig. 3-6
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold Time HIGH or LOW K or Y to CP	0 0		ns	
t <sub>s</sub> (H) t <sub>s</sub> (L)	Setup Time HIGH or LOW Xi to MR	13 13		ns	Fig. 3-13
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold Time HIGH or LOW Xi to MR	0		ns	
t <sub>w</sub> (H) t <sub>w</sub> (L)	CP Pulse Width HIGH or LOW	15 15		ns	Fig. 3-8
t <sub>w</sub> (L)	MR Pulse Width LOW	20		ns	Fig. 3-16
t <sub>rec</sub>	Recovery Time MR to CP	18		ns	