## 54LS/74LS352

## DUAL 4-INPUT MULTIPLEXER

DESCRIPTION - The ' 352 is a very high speed dual 4-input multiplexer with Common Select inputs and individual Enable inputs for each section. It can select two bits of data from four sources. The two buffered outputs present data in the inverted (complementary) form. The '352 is the functional equivalent of the ' 153 except with inverted outputs.

- INVERTED VERSION OF THE '153
- SEPARATE ENABLES FOR EACH MULTIPLEXER
- INPUT CLAMP DIODE LIMIT HIGH SPEED TERMINATION EFFECTS - FULLY TTL AND CMOS COMPATIBLE

ORDERING CODE: See Section 9

| PKGS | PIN OUT | COMMERCIAL GRADE | MILITARY GRADE | $\begin{aligned} & \text { PKG } \\ & \text { TYPE } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} & \mathrm{VCC}_{\mathrm{CC}}=+5.0 \mathrm{~V} \pm 5 \%, \\ & \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \end{aligned}$ | $\begin{gathered} V_{C C}=+5.0 \mathrm{~V} \pm 10 \% \\ \mathrm{~T}_{\mathrm{A}}=-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{gathered}$ |  |
| Plastic DIP (P) | A | 74LS352PC |  | 98 |
| Ceramic DIP (D) | A | 74LS352DC | 54LS352DM | 6B |
| Flatpak <br> (F) | A | 74LS352FC | 54LS352FM | 4L |

INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions

| PIN NAMES | DESCRIPTION | 54/74LS (U.L.) <br> HIGH/LOW |
| :--- | :--- | :---: |
| $I_{0 a}-I_{3 a}$ | Side A Data Inputs | $0.5 / 0.25$ |
| $l_{0 \mathrm{~b}}-I_{3 b}$ | Side B Data Inputs | $0.5 / 0.25$ |
| $\mathrm{~S}_{0}, \mathrm{~S}_{\mathrm{i}}$ | Common Select Inputs | $0.5 / 0.25$ |
| $\overline{\mathrm{E}}_{\mathrm{a}}$ | Side A Enable Input (Active LOW) | $0.5 / 0.25$ |
| $\overline{\mathrm{E}}_{\mathrm{b}}$ | Side B Enable Input (Active LOW) | $0.5 / 0.25$ |
| $\overline{\mathrm{Z}}_{\mathrm{a}}, \overline{\mathrm{Z}}_{\mathrm{b}}$ | Multiplexer Outputs (Inverted) | $10 / 5.0$ |
|  |  | $(2.5)$ |

LOGIC SYMBOL


Vcc $=\operatorname{Pin} 16$ GND $=\operatorname{Pin} 8$

FUNCTIONAL DESCRIPTION - The ' 352 is a dual 4 -input multiplexer. It selects two bits of data from up to four sources under the control of the common Select inputs ( $\mathrm{S}_{0}, \mathrm{~S}_{1}$ ). The two 4 -input multiplexer circuits have individual active LOW Enables ( $\overline{\mathrm{E}}_{\mathrm{a}}, \overline{\mathrm{E}}_{\mathrm{b}}$ ) which can be used to strobe the outputs independently. When the Enables ( $\overline{\mathrm{E}}_{\mathrm{a}}, \overline{\mathrm{E}}_{\mathrm{b}}$ ) are HIGH, the corresponding outputs ( $\overline{\mathrm{Z}}_{\mathrm{a}}, \overline{\mathrm{Z}}_{\mathrm{b}}$ ) are forced HIGH.

The logic equations for the outputs are shown below.

$$
\begin{aligned}
& \bar{Z}_{a}=\overline{E_{a} \cdot\left(l_{0 a} \cdot S_{1} \cdot S_{0}+l_{1 a} \cdot S_{1} \cdot S_{0}+l_{2 a} \cdot S_{1} \cdot S_{0}+I_{3 a} \cdot S_{1} \cdot S_{0}\right)} \\
& \bar{Z}_{\mathrm{b}}=\overline{\mathrm{E}_{\mathrm{b}} \bullet\left(\mathrm{l}_{\mathrm{Ob}} \bullet \mathbf{S}_{1} \bullet \mathrm{~S}_{0}+\mathrm{l}_{1 \mathrm{~b}} \bullet \mathrm{~S}_{1} \bullet \mathrm{~S}_{0}+\mathrm{l}_{2 \mathrm{~b}} \bullet \mathbf{S}_{1} \bullet \mathrm{~S}_{0}+\mathrm{I}_{3 \mathrm{~b}} \bullet \mathbf{S}_{1} \bullet \mathbf{S}_{0}\right)}
\end{aligned}
$$

The ' 352 can be used to move data from a group of registers to a common output bus. The particular register from which the data came would be determined by the state of the Select inputs. A less obvious application is a function generator. The ' 352 can generate two functions of three variables. This is useful for implementing highly irregular random logic.

TRUTH TABLE

| SELECT <br> INPUTS | INPUTS (a or b) |  |  |  |  | OUTPUT |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :---: |
| So | S $_{1}$ | E | Io | I $_{1}$ | I $_{2}$ |  | $\bar{Z}$ |
| X | X | H | X | X | X | X | H |
| L | L | L | L | X | X | X | H |
| L | L | L | H | X | X | X | L |
| H | L | L | X | L | X | X | H |
| H | L | L | X | H | X | X | L |
| L | H | L | X | X | L | X | H |
| L | H | L | X | X | H | X | L |
| H | H | L | X | X | X | L | H |
| H | H | L | X | X | X | H | L |

$\mathrm{H}=\mathrm{HIGH}$ Voltage Level
L = LOW Voltage Level
$X=$ Immaterial

## LOGIC DIAGRAM



DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

| SYMBOL | PARAMETER | 54/74LS |  | UNITS |
| :--- | :--- | :--- | :--- | :--- |

AC CHARACTERISTICS: $\mathrm{VcC}=+5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$

| SYMBOL | PARAMETER | 54/74LS |  | UNITS | CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $C_{L}=15 \mathrm{pF}$ |  |  |  |
|  |  | Min | Max |  |  |
| $\begin{aligned} & \text { tPLH } \\ & \text { tPHL } \end{aligned}$ | Propagation Delay $S_{n}$ to $\bar{Z}_{n}$ |  | $\begin{aligned} & 22 \\ & 38 \end{aligned}$ | ns | Figs. 3-1, 3-20 |
| $\begin{aligned} & \text { tPLH } \\ & \text { tPHL } \end{aligned}$ | Propagation Delay $\bar{E}_{n}$ to $Z_{n}$ |  | $\begin{aligned} & 15 \\ & 20 \\ & \hline \end{aligned}$ | ns | Figs. 3-1, 3-5 |
| $\begin{aligned} & \text { tPLH } \\ & \text { tPHL } \end{aligned}$ | Propagation Delay In to $\bar{Z}_{n}$ |  | $\begin{aligned} & 12 \\ & 12 \end{aligned}$ | ns | Figs. 3-1, 3-4 |

