## 54H/74H78 54LS/74LS78

## **DUAL JK FLIP-FLOP**

(With Common Clear and Clock and Separate Set Inputs)

**DESCRIPTION** — The 'H78 is a dual JK master/slave flip-flop with separate Direct Set inputs, a common Direct Clear input and a common Clock Pulse input. Inputs to the master section are controlled by the clock pulse. The clock pulse also regulates the circuitry which connects the master and slave sections. The sequence of operation is as follows: 1) isolate slave from master; 2) enter information from J and K inputs to master; 3) disable J and K inputs; 4) transfer information from master to slave. The logic state of the J and K inputs must not be allowed to change when the clock pulse is in a HIGH state.


#### **TRUTH TABLE**

IN	PUTS	OUTPUT		
(	) t <sub>n</sub>	@ t <sub>n + 1</sub>		
J	Κ	Ö		
L	L	Qn		
L	Н	L		
Н	L	н		
н	Н	$\overline{\mathbf{Q}}_{n}$		

H = HIGH Voltage Level L = LOW Voltage Level

 $t_n$  = Bit time before clock pulse.  $t_{n+1}$  = Bit time after clock pulse.

#### **CLOCK WAVEFORM**



**Asynchronous Inputs:** 


LOW input to  $\overline{S}_D$  sets Q to HIGH level LOW input to  $\overline{C}_D$  sets Q to LOW level Clear and Set are independent of clock Simultaneous LOW on  $\overline{C}_D$  and  $\overline{S}_D$  is makes both Q and  $\overline{Q}$  HIGH

The 'LS78 is a dual JK, negative edge-triggered flip-flop which also offers separate Direct Set inputs, a common Direct Clear and common Clock Pulse input. When the Clock Pulse input is HIGH, the JK inputs are enabled and data is accepted. This data will be transferred to the outputs according to the Truth Table on the HIGH-to-LOW clock transitions.


#### **ORDERING CODE: See Section 9**

	PIN	COMMERCIAL GRADE	MILITARY GRADE	PKG	
PKGS	OUT	V <sub>CC</sub> = +5.0 V ±5%, T <sub>A</sub> = 0°C to +70°C	$V_{CC} = +5.0 \text{ V} \pm 10\%,$ $T_A = -55^{\circ} \text{ C to } +125^{\circ} \text{ C}$	TYPE	
Plastic	Α	74H78PC		9A	
DIP (P)	В	74LS78PC		] "``	
Ceramic	Α	74H78DC	54H78DM	6A	
DIP (D)	В	74LS78DC	54LS78DM	]	
Flatpak (F)	Α	74H78FC	54H78FM	31	
	В	74LS78FC	54LS78FM	1 "	


# CONNECTION DIAGRAMS PINOUT A



#### PINOUT B



#### LOGIC SYMBOL




V<sub>CC</sub> = Pin 14 (4) GND = Pin 7 (11)

## INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions

PIN NAMES	DESCRIPTION	<b>54/74H (U.L.)</b> HIGH/LOW	54/74LS (U.L.) HIGH/LOW	
1, J <sub>2</sub> , K <sub>1</sub> , K <sub>2</sub>	Data Inputs	1.25/1.25	0.5/0.25	
P	Clock Pulse Input (Active Falling Edge)	2.5/2.5	4.0/1.0	
D	Direct Clear Input (Active LOW)	5.0/5.0	3.0/1.0	
D1, SD2	Direct Set Inputs (Active LOW)	2.5/2.5	1.5/0.5	
1, Q1, Q2, Q2	Outputs	12.5/12.5	10/5.0	
	· ·		(2.5)	

## LOGIC DIAGRAM

(one half shown)



### DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	54/74H		54/74LS		UNITS	CONDITIONS
· · · · · · · · · · · · · · · · · · ·		Min	Max	Min N	Max	· · · · · ·	
lcc	Power Supply Current		50		8.0	mA	V <sub>CC</sub> = Max, V <sub>CP</sub> = 0 V

## AC CHARACTERISITICS: $V_{CC} = +5.0 \text{ V}$ , $T_A = +25^{\circ} \text{ C}$ (See Section 3 for waveforms and load configurations)

	1	54/74H	54/74LS	UNITS	CONDITIONS
SYMBOL	PARAMETER	C <sub>L</sub> = 25 pF R <sub>L</sub> = 280 Ω	C <sub>L</sub> = 15 pF		
		Min Max	Min Max		
f <sub>max</sub>	Maximum Clock Frequency	25	30	MHz	Figs. 3-1, 3-9
tPLH tPHL	Propagation Delay CP to Q <sub>n</sub> or Q <sub>n</sub>	21 27	20 30	ns	Figs. 3-1, 3-9
tPLH tPHL	Propagation Delay CD or SDn to Qn or Qn	13 24	20 30	ns	Figs. 3-1, 3-10

AC OPERATING REQUIREMENTS: VCC = +5.0 V, TA = +25°C

SYMBOL	PARAMETER	54/74H		54/74LS		UNITS	CONDITIONS
O TIMBOL	TANAMETER	Min	Max	Min	Max	]	CONDITIONS
ts (H)	Setup Time HIGH Jn or Kn to CP	0		20		ns	
t <sub>h</sub> (H)	Hold Time HIGH Jn or Kn to CP	0		0		ns	Fig. 3-18 ('H78)
t <sub>s</sub> (L)	Setup Time LOW Jn or Kn to CP	0		20		ns	Fig. 3-7 ('LS78)
t <sub>h</sub> (L)	Hold Time LOW Jn or Kn to CP	0		0	ļ	ns	
t <sub>w</sub> (H) t <sub>w</sub> (L)	CP Pulse Width	12 28		20 13.5		ns	Fig. 3-9
tw (L)	CD or SDn Pulse Width LOW	16		25		ns	Fig. 3-10