## 54FCT/74FCT899A

## 9-Bit Latchable Transceiver with Parity Generator/Checker

## General Description

The 'FCT899A is a 9-bit to 9-bit parity transceiver with transparent latches. The device can operate as a feed-through transceiver or it can generate/check parity from the 8-bit data busses in either direction. It has a guaranteed current sinking capability of 24 mA at the A-bus and 64 mA at the B-bus.
The 'FCT899A features independent latch enables for the A-to-B direction and the B-to-A direction, a select pin for ODD/EVEN parity, and separate error signal output pins for checking parity.
FACTTM FCTA utilizes NSC quiet series technology to provide improved quiet output switching and dynamic threshold performance.
FACT FCTA features undershoot correction and split ground bus for superior performance.

## Ordering Code: See Section 8

## Logic Symbol



## Features

- Latchable transceiver with output sink of 24 mA at the A-bus and 64 mA at the B-bus
- Option to select generate parity and check or "feedthrough' data/parity in directions A-to-B or B-to-A
- Independent latch enables for A-to-B and B-to-A directions
- Select pin for ODD/EVEN parity
- ERRA and ERRB output pins for parity checking
- Ability to simultaneously generate and check parity
- CMOS power levels
- Guaranteed 4000 V min ESD protection


## Connection Diagram



| Pin Names | Description |
| :---: | :---: |
| $\mathrm{A}_{0}-\mathrm{A}_{7}$ | A Bus Data Inputs/Data Outputs |
| $\mathrm{B}_{0}-\mathrm{B}_{7}$ | B Bus Data Inputs/Data Outputs |
| APAR, BPAR | $A$ and B Bus Parity Inputs |
| ODD/EVEN | ODD/EVEN Parity Select, Active LOW for EVEN Parity |
| $\overline{\mathrm{GBA}}, \overline{\mathrm{GAB}}$ | Output Enables for A or B Bus, Active LOW |
| $\overline{\text { SEL }}$ | Select Pin for Feed-Through or Generate Mode, LOW for Generate Mode |
| LEA, LEB | Latch Enables for A and B Latches, HIGH for Transparent Mode |
| ERRA, ERRB | Error Signals for Checking Generated Parity with Parity In, LOW if Error Occurs |

## Functional Description

| Inputs |  |  |  |  | Operation |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\mathbf{G A B}}$ | $\overline{\text { GBA }}$ | SEL | LEA | LEB |  |
| H | H | X | X | X | Busses A and B are TRI-STATE® ${ }^{\text {® }}$ |
| H | L | L | L | H | Generates parity from $B[0: 7]$ based on $O / \bar{E}$ (Note 1). Generated parity $\rightarrow$ APAR. Generated parity checked against BPAR and output as ERRB. |
| H | L | L | H | H | Generates parity from $\mathrm{B}[0: 7]$ based on $\mathrm{O} / \overline{\mathrm{E}}$. Generated parity $\rightarrow$ APAR. Generated parity checked against BPAR and output as ERRB. Generated parity also fed back through the A latch for generate/check as ERRA. |
| H | L | L | X | L | Generates parity from $B$ latch data based on $O / \bar{E}$. Generated parity $\rightarrow$ APAR. Generated parity checked against latched BPAR and output as ERRB. |
| H | L | H | X | H | BPAR/B[0:7] $\rightarrow$ APAR/A0:7] Feed-through mode. Generated parity checked against BPAR and output as ERRB. |
| H | L | H | H | H | BPAR/B[0:7] $\rightarrow$ APAR/A[0:7] <br> Feed-through mode. Generated parity checked against BPAR and output as ERRB. Generated parity also fed back through the $A$ latch for generate/check as ERRA. |
| L | H | L | H | L | Generates parity for $A[0: 7]$ based on $O / \bar{E}$. Generated parity $\rightarrow$ BPAR. Generated parity checked against APAR and output as ERRA. |
| L | H | L | H | H | Generates parity from $A[0: 7]$ based on $O / \bar{E}$. Generated parity $\rightarrow$ BPAR. Generated parity checked against APAR and output as ERRA. Generated parity also fed back through the B latch for generate/check as ERRB. |
| L | H | L | L | X | Generates parity from $A$ latch data based on $O / \bar{E}$. Generated parity $\rightarrow$ BPAR. Generated parity checked against latched APAR and output as ERRA. |
| L | H | H | H | L | APAR/A[0:7] $\rightarrow$ BPAR/B[0:7] <br> Feed-through mode. Generated parity checked against APAR and output as ERRA. |
| L | H | H | H | H | APAR/A[0:7] $\rightarrow$ BPAR/B[0:7] <br> Feed-through mode. Generated parity checked against APAR and output as ERRA. Generated parity also fed back through the $B$ latch for generate/check as ERRB. |

[^0]Functional Block Diagram


## AC Path



TL/F/10693-4
$A_{n}$, APAR $\rightarrow B_{n}$, BPAR
$\left(B_{n}\right.$, BPAR $\rightarrow A_{n}$, APAR $)$
$\left(B_{n}\right.$, BPAR $\rightarrow A_{n}$, APAR $)$
FIGURE 1

## AC Path (Continued)



FIGURE 3
$O / E \rightarrow \overline{E R R A}$
O/E $\rightarrow$ ERRB


TL/F/10693-7
FIGURE 4


FIGURE 5
APAR $\rightarrow \overline{\text { ERRA }}$
$(B P A R \rightarrow \overline{E R R B})$
0/E $\qquad$

INPUT


FIGURE 6

## AC Path (Continued)



SEL $\rightarrow$ BPAR
(SEL $\rightarrow$ APAR)

TL/F/10693-12
FIGURE 9


A[0:7], APAR (B[0:7]. BPAR)

(LEB)

B[0:7], BPAR
(A[0:7]. APAR)


TL/F/10693-13

LEA $\rightarrow$ BPAR, $\mathrm{B}[0: 7]$
$($ LEB $\rightarrow$ APAR, A[0:7])

FIGURE 10

## AC Path (Continued)



TL/F/10693-14
LEA $\rightarrow$ APAR, A[0:7]
(LEB $\rightarrow$ BPAR, $\mathrm{B}[0: 7]$ )
FIGURE 11

TS(L), TH(L)
LEA $\rightarrow$ APAR, A[0:7] $($ LEB $\rightarrow$ BPAR, $\mathrm{B}[0: 7])$


TL/F/10693-15

FIGURE 12


FIGURE 13
If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for avallability and specifications.
Terminal Voltage with Respect to GND (VTERM)

| Terminal |  |
| :--- | ---: |
| 54FCTA | -0.5 V to +7.0 V |
| 74FCTA | -0.5 V to +7.0 V |
| Temperature under Bias (T $\mathrm{BIAS}^{\prime}$ ) | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| 74FCTA | $-65^{\circ} \mathrm{C}$ to $+135^{\circ} \mathrm{C}$ |
| 54FCTA |  |
| Storage Temperature (TSTG) | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| 74FCTA | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| 54FCTA | 0.5 W |
| Power Dissipation (PT) | 120 mA |
| DC Output Current (lOUT) |  |

Note 1: Absolute maximum ratings are those values beyond which damage to the device may occur. Exposure to absolute maximum rating conditions for extended periods may affect reliability. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables.

Recommended Operating Conditions
Supply Voltage (VCC) 54FCTA
4.5 V to 5.5 V

74FCTA
Input Voltage
Output Voltage
Operating Temperature ( $\mathrm{T}_{\mathrm{A}}$ ) 54FCTA
74FCTA
Junction Temperature ( $\mathrm{T}_{\mathrm{J}}$ )
CDIP
PDIP

## DC Characteristics for 'FCTA Family Devices

Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ ambient and maximum loading. For test conditions shown as Max, use the value specified for the appropriate device type: Com: $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$; Mil: $\mathrm{V}_{\mathrm{CC}} 5.0 \mathrm{~V} \pm 10 \% \mathrm{~T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| Symbol | Parameter | 54FCTA/74FCTA |  |  | Units | Conditions |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Minimum High Level Input Voltage | 2.0 |  |  | V |  |  |
| V IL | Maximum Low Level Input Voltage |  |  | 0.8 | V |  |  |
| $\mathrm{I}_{\mathrm{H}}$ | Input High Current |  |  | $\begin{aligned} & 5.0 \\ & 5.0 \end{aligned}$ | $\mu \mathrm{A}$ | $V_{C C}=\operatorname{Max}$ | $\begin{aligned} & V_{1}=V_{C C} \\ & V_{1}=2.7 V \text { (Note 2) } \end{aligned}$ |
| IIL | Input Low Current |  |  | $\begin{aligned} & -5.0 \\ & -5.0 \\ & \hline \end{aligned}$ | $\mu \mathrm{A}$ | $V_{C C}=\operatorname{Max}$ | $\begin{aligned} & \left.V_{1}=0.5 \mathrm{~V} \text { (Note } 2\right) \\ & \mathrm{V}_{1}=\mathrm{GND} \end{aligned}$ |
| loz | Maximum TRI-STATE Current |  |  | $\begin{gathered} 10.0 \\ 10.0 \\ -10.0 \\ -10.0 \\ \hline \end{gathered}$ | $\mu \mathrm{A}$ | $V_{C C}=\operatorname{Max}$ | $\begin{aligned} & V_{1}=V_{C C} \\ & V_{1}=2.7 \mathrm{~V} \text { (Note 2) } \\ & V_{1}=0.5 \mathrm{~V} \text { (Note 2) } \\ & V_{1}=\text { GND } \end{aligned}$ |
| $\mathrm{V}_{\text {IK }}$ | Clamp Diode Voltage |  | -0.7 | -1.2 | V | $V_{C C}=M i n ; I_{N}=-18 \mathrm{~mA}$ |  |
| los | Short Circuit Current | -60 | -120 |  | mA | $\mathrm{V}_{\mathrm{CC}}=\operatorname{Max}\left(\right.$ Note 1); $\mathrm{V}_{\mathrm{O}}=$ GND |  |
|  | Minimum High Level Output Voltage | $\begin{gathered} 2.8 \\ V_{\mathrm{HC}} \\ 2.4 \\ 2.4 \\ \hline \end{gathered}$ | $\begin{gathered} \hline 3.0 \\ V_{C C} \\ 4.3 \\ 4.3 \\ \hline \end{gathered}$ |  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V} ; \mathrm{V}_{\mathrm{IN}}=0.2 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{HC}} ; \mathrm{l}_{\mathrm{OH}}=-32 \mu \mathrm{~A}$ |  |
| VOH |  |  |  |  | V | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Min} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ | $\begin{aligned} & \mathrm{I}_{\mathrm{OH}}=-300 \mu \mathrm{~A} \\ & \mathrm{I}_{\mathrm{OH}}=-12 \mathrm{~mA}(\text { Mil }) \\ & \mathrm{I}_{\mathrm{OH}}=-15 \mathrm{~mA} \text { (Com) } \end{aligned}$ |
|  |  |  |  |  | V | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V} ; \mathrm{V}_{\mathrm{IN}}=0.2 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{HC}} ; \mathrm{l}_{\mathrm{OL}}=300 \mu \mathrm{~A}$ |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Maximum Low Level Output Voltage |  | $\begin{gathered} \text { GND } \\ 0.3 \\ 0.3 \\ \hline \end{gathered}$ | $\begin{gathered} 0.2 \\ 0.55 \\ 0.55 \\ \hline \end{gathered}$ |  | $\begin{aligned} & V_{C C}=\operatorname{Min} \\ & V_{I N}=V_{I H} \text { or } V_{\mathrm{IL}} \end{aligned}$ | $\begin{aligned} & \mathrm{IOL}_{\mathrm{OL}}=300 \mu \mathrm{~A} \\ & \mathrm{IOL}=48 \mathrm{~mA}(\mathrm{Mil}) \\ & \mathrm{IOL}_{\mathrm{OL}}=64 \mathrm{~mA}(\mathrm{Com}) \end{aligned}$ |
| ICC | Maximum Quiescent Supply Current |  | 0.001 | 1.5 | mA | $\begin{aligned} & V_{C C}=M a x \\ & V_{I N} \geq V_{H C}, V_{I N} \leq 0.2 \\ & f_{I}=0 \end{aligned}$ |  |
| $\Delta l_{\text {CC }}$ | Quiescent Supply Current; TTL Inputs HIGH |  | 0.5 | 2.0 | mA | $\begin{aligned} & V_{\mathrm{CC}}=\mathrm{Max} \\ & \mathrm{~V}_{\mathrm{IN}}=3.4 \mathrm{~V}(\text { Note } 3) \end{aligned}$ |  |

## DC Characteristics for 'FCTA Family Devices (Continued)

Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ ambient and maximum loading. For test conditions shown as Max, use the value specified for the appropriate device type: Com: $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$; Mil: $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \% \mathrm{~T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$ (Continued)

| Symbol | Parameter | 54FCTA/74FCTA |  |  | Units | Conditions |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |  |
| ICCD | Dynamic Power <br> Supply Current (Note 4) |  | 0.25 | 0.40 | mA/MHz | $V_{c c}=M a x$ <br> Outputs Open One Input Toggling 50\% Duty Cycle | $\begin{aligned} & V_{\mathbb{I N}} \geq V_{H C} \\ & V_{\mathbb{N}} \leq 0.2 \mathrm{~V} \end{aligned}$ |
| $l^{\prime}$ | Total Power <br> Supply Current (Note 6) |  | 1.5 | 4.0 | mA | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}$ Outputs Open $\mathrm{f}_{\mathrm{I}}=10 \mathrm{MHz}$ One Bit Toggling 50\% Duty Cycle | $\begin{aligned} & V_{I N} \geq V_{H C} \\ & V_{I N} \leq 0.2 \mathrm{~V} \end{aligned}$ |
|  |  |  | 1.8 | 5.0 |  |  | $\begin{aligned} & V_{I N}=3.4 V \\ & V_{I N}=G N D \end{aligned}$ |
|  |  |  | 3.0 | 6.5 |  | (Note 5) <br> $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}$ <br> Outputs Open | $\begin{aligned} & V_{I N} \geq V_{H C} \\ & V_{I N} \leq 0.2 V \end{aligned}$ |
|  |  |  |  | 14.5 |  | $f_{\mathrm{I}}=2.5 \mathrm{MHz}$ <br> Eight Bits Toggling 50\% Duty Cycle | $\begin{aligned} & V_{\mathbb{I N}}=3.4 \mathrm{~V} \\ & V_{\mathbb{I N}}=G N D \end{aligned}$ |

Note 1: Maximum test duration not to exceed one second, not more than one output shorted at one time.
Note 2: This parameter guaranteed but not tested.
Note 3: Per TTL driven input $\left(V_{I N}=3.4 V\right)$; all other inputs at $V_{C C}$ or GND.
Note 4: This parameter is not directly testable, but is derived for use in Total Power Supply calculations.
Note 5: Values for these conditions are examples of the loc formula. These limits are guaranteed but not tested.
Note 6: $I_{C}=I_{\text {IUIESCENT }}+$ Innputs $+I_{\text {DYnamic }}$
$I_{C}=I_{C C}+\Delta I_{C C} D_{H} N_{T}+I_{C C D}\left(f_{C P} / 2+f_{1} N_{1}\right)$
$I_{C C}=$ Quiescent Current
$\Delta l_{C C}=$ Power Supply Current for a TTL High Input $\left(V_{I N}=3.4 \mathrm{~V}\right)$
$D_{H}=$ Duty Cycle for TTL inputs High
$N_{T}=$ Number of Inputs at $D_{H}$
ICCD $=$ Dynamic Current Caused by an Input Transition Pair (HLH or LHL)
${ }^{\mathrm{f}} \mathrm{CP}=$ Clock Frequency for Register Devices (Zero for Non-Register Devices)
$f_{1}=$ Input Frequency
$N_{\mathrm{I}}=$ Number of Inputs at $f_{l}$
All Currents are in milliamps and all frequencies are in megahertz.

## AC Electrical Characteristics

| Symbol | Parameter | 54FCTA/74FCTA |  |  |  |  | Units | FIg. No. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\ & \mathrm{~V}_{\mathrm{CC}}=5.0 \mathrm{~V} \end{aligned}$ | $\begin{gathered} T_{A}, v_{C C}=C o m \\ R_{L}=500 \Omega \\ C_{L}=50 \mathrm{pF} \end{gathered}$ |  | $\begin{gathered} T_{A}, V_{C C}=M I I \\ R_{L}=500 \Omega \\ C_{L}=50 \mathrm{pF} \\ \hline \end{gathered}$ |  |  |  |
|  |  | Typ | Min | Max | Min | Max |  |  |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PHL}} \\ & \mathrm{t}_{\mathrm{PLH}} \\ & \hline \end{aligned}$ | Propagation Delay $A_{n}$ to $B_{n}$ or $B_{n}$ to $A_{n}$ | 10.0 | 2.5 | 11.0 |  |  | ns | 1 |
| ${ }^{\text {tpHL }}$ ${ }^{\text {tpLH }}$ | Propagation Delay APAR to BPAR or BPAR to APAR | 11.0 | 1.5 | 8.0 |  |  | ns | 1 |
| ${ }^{\text {tpHL }}$ <br> ${ }^{\text {tpLH }}$ | Propagation Delay $A$ to BPAR or B to APAR $\overline{\text { SEL }}=0$ | 13.0 | 2.5 | 11.5 |  |  | ns | 2 |
| ${ }^{\text {t }}$ PHL tplH | Propagation Delay A to ERRA or B to ERRB | 13.0 | 2.0 | 11.0 |  |  | ns | 3 |
| ${ }^{\text {tpHL }}$ ${ }^{\text {tPLH }}$ | Propagation Delay ODD/EVEN to ERRA, ERRB or APAR, BPAR | 13.0 | 2.0 | 11.0 |  |  | ns | 4,5 |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PHL}} \\ & \mathrm{t}_{\mathrm{PLH}} \\ & \hline \end{aligned}$ | Propagation Delay SEL to APAR or BPAR | 10.5 | 1.5 | 8.5 |  |  | ns | 9 |
| ${ }^{\text {tpHL }}$ ${ }^{\text {tpLH }}$ | Propagation Delay LEA/LEB to B/A or BPAR/APAR | 11.0 | 2.0 | 11.0 |  |  | ns | 10, 11 |
| $\begin{aligned} & \text { tPZL } \\ & t_{\mathrm{PLH}} \\ & \hline \end{aligned}$ | Output Enable Delay | 9.5 | 1.5 | 10.0 |  |  | ns | 7,8 |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PHZ}} \\ & \mathrm{t}_{\mathrm{PLZ}} \end{aligned}$ | Output Disable Enable | 11.0 | 1.5 | 8.5 |  |  | ns | 7,8 |
| ${ }^{\text {tSET }}$ | Setup Time <br> A to LEA or B to LEB | 3.0 | 3.0 |  |  |  | ns | 11,12 |
| thold | Hold Time A to LEA, B to LEB | 1.5 | 1.5 |  |  |  | ns | 11, 12 |
| ${ }^{\text {tw }}$ | Pulse Width LEA or LEB | 5.0 | 4.0 |  |  |  | ns | 13 |


[^0]:    H = HIGH Voltage Level
    L = LOW Voltage Level
    $X=$ Immaterial
    Note 1: $O / \bar{E}=$ ODD/ $\overline{E V E N}$

