

54FCT/74FCT544A Octal Registered Transceiver

General Description

The 'FCT544A octal transceiver contains two sets of D-type latches for temporary storage of data flowing in either direction. Separate Latch Enable and Output Enable inputs are provided for each register to permit independent control of inputting and outputting in either direction of data flow. The 'FCT544A inverts data in both directions.

FACTTM FCTA utilizes NSC quiet series technology to provide improved quiet output switching and dynamic threshold performance.


FACT FCTA features undershoot correction and split ground bus for superior performance.


Features

- NSC 54FCT/74FCT544A is pin and functionally equivalent to IDT 54FCT/74FCT544A
- Back to back registers for storage separate controls for data flow in each direction
- Input clamp diodes to limit bus reflections
- TTL/CMOS input and output level compatible
- \blacksquare I_{Ol} = 64 mA (Com), 48 mA (Mil)
- CMOS power levels
- 4 kV minimum ESD immunity
- Military Product compliant to MIL-STD 883

Ordering Code: See Section 8

Logic Symbols





CEAB


IEEE/IEC

2 🗸


TL/F/10669-2

≥1

Connection Diagrams



Description
A-to-B Output Enable Input (Active LOW)
B-to-A Output Enable Input (Active LOW)
A-to-B Enable Input (Active LOW)
B-to-A Enable Input (Active LOW)
A-to-B Latch Enable Input (Active LOW)
B-to-A Latch Enable Input (Active LOW)
A-to-B Data Inputs or B-to-A
TRI-STATE® Outputs
B-to-A Data Inputs or A-to-B
TRI-STATE Outputs



Functional Description

The 'FCT544A contains two sets of eight D-type latches, with separate input and output controls for each set. For data flow from A to B, for example, the A-to-B Enable (\overline{CEAB}) input must be LOW in order to enter data from $\overline{A}_0-\overline{A}_7$ or take data from $\overline{B}_0-\overline{B}_7$, as indicated in the Data I/O Control Table. With \overline{CEAB} LOW, a LOW signal on the A-to-B Latch Enable (\overline{LEAB}) input makes the A-to-B latches transparent; a subsequent LOW-to-HIGH transition of the \overline{LEAB} signal puts the A latches in the storage mode and their outputs no longer change with the A inputs. With \overline{CEAB} and \overline{OEAB} both LOW, the TRI-STATE B output buffers are active and reflect the data present at the output of the A latches. Control of data flow from B to A is similar, but using the \overline{CEBA} , \overline{LEBA} and \overline{OEBA} outputs.

Data I/O Control Table

	Input		Latch	Output
CEAB	LEAB	OEAB	Status	Buffers
Н	Х	Х	Latched	High-Z
X	Н	X	Latched	
L	L	Х	Transparent	
X	X	Н		High-Z
L	X	L		Driving

H = HIGH Voltage Level


L = LOW Voltage Level

X = Immaterial

A-to-B data flow shown; B-to-A flow control is the same, except using $\overline{\text{CEBA}}$, $\overline{\text{LEBA}}$ and $\overline{\text{OEBA}}$.

TL/F/10669-5

Logic Diagram



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Absolute Maximum Ratings (Note)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

54FCTA -65°C to +150°C 74FCTA -55°C to +125°C Power Dissipation (P_T) 0.5W

DC Output Current (I_{OUT}) 120 mA **Note:** Absolute maximum ratings are those values beyond which damage to the device may occur. Exposure to absolute maximum rating conditions for

extended periods may affect reliability. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables.

Recommended Operating Conditions

 Supply Voltage (V_{CC})
 4.5V to 5.5V

 54FCTA
 4.5V to 5.25V

 74FCTA
 4.75V to 5.25V

 Input Voltage
 0V to V_{CC}

 Output Voltage
 0V to V_{CC}

 Operating Temperature (T_A)
 54FCTA

 74FCTA
 -55°C to +125°C

 74FCTA
 0°C to +70°C

Junction Temperature (T_J)
CDiP 175°C
PDIP 140°C

DC Characteristics for 'FCTA Family Devices

Typical values are at $V_{CC}=5.0V$, $\pm 25^{\circ}$ C ambient and maximum loading. For test conditions shown as Max, use the value specified for the appropriate device type: Com: $V_{CC}=5.0V\pm 5\%$, $T_{A}=0^{\circ}$ C to $\pm 70^{\circ}$ C; Mil: $V_{CC}=5.0V\pm 10\%$, $T_{A}=-55^{\circ}$ C to $\pm 125^{\circ}$ C.

Symbol	Parameter	54FCTA/74FCTA			Units	Conditions	
Syllibol		Min	Тур	Max	Uiilla	COI	iditions
V _{IH}	Minimum High Level Input Voltage	2.0			٧		
V _{IL}	Maximum Low Level Input Voltage			0.8	>		
liH	Input High Current (Except I/O Pins)			5.0 5.0	μΑ	V _{CC} = Max	V _I = V _{CC} V _I = 2.7V (Note 2)
IIL	Input Low Current (Except I/O Pins)			-5.0 -5.0	μА	V _{CC} = Max	V _I = 0.5V (Note 2) V _I = GND
l _{iH}	Input High Currents (I/O Pins)			15 15	μΑ	V _{CC} = Max	V _I = V _{CC} V _I = 2.7V (Note 2)
IIL	Input Low Currents (I/O Pins)			-15 -15	μА	V _{CC} = MAx	V _I = 0.5V (Note 2) V _I = GND
V _{IK}	Clamp Diode Voltage		-0.7	-1.2	V	$V_{CC} = Min; I_N = -1$	8 mA
los	Short Circuit Current	-60	-120		mA	$V_{CC} = Max (Note 1);$	$V_0 = GND$
V _{OH}	Minimum High Level	2.8	3.0			$V_{CC} = 3V; V_{IN} = 0.2$	V or V_{HC} ; $I_{OH} = -32 \mu A$
	Output Voltage	V _{HC} 2.4 2.4	V _{CC} 4.3 4.3		V	V _{CC} = Min V _{IN} = V _{IH} or V _{IL}	$I_{OH} = -300 \mu A$ $I_{OH} = -12 \text{ mA (Mil)}$ $I_{OH} = -15 \text{ mA (Com)}$
V _{OL}	Maximum Low Level		GND	0.2		V _{CC} = 3V; V _{IN} = 0.2V or V _{HC} ; I _{OL} = 300 μ/	
	Output Voltage		GND 0.3 0.3	0.2 0.55 0.55	٧	$V_{CC} = Min$ $V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OL} = 300 \mu A$ $I_{L} = 48 \text{ mA (Mil)}$ $I_{OL} = 64 \text{ mA (Com)}$
lcc	Maximum Quiescent Supply Current		0.001	1.5	mA	$\begin{aligned} & V_{CC} = Max \\ & V_{IN} \geq V_{HC}, V_{IN} \leq 0.2 \\ & f_I = 0 \end{aligned}$	v
ΔI _{CC}	Quiescent Supply Current; TTL Inputs HIGH		0.5	2.0	mA	V _{CC} = Max V _{IN} = 3.4V (Note 3)	

DC Characteristics for 'FCTA Family Devices (Continued) Typical values are at $V_{CC} = 5.0V$, $+25^{\circ}C$ ambient and maximum loading. For test conditions shown as Max, use the value specified for the appropriate device type: Com: $V_{CC} = 5.0V \pm 5\%$, $T_A = 0^{\circ}C$ to $+70^{\circ}C$; Mil: $V_{CC} = 5.0V \pm 10\%$, $T_A = -55^{\circ}C$ to +125°C.

Symbol	Parameter	54FCTA/74FCTA		Units	Conditions		
Symbol		Min	Тур	Max	Omis	Conditions	
ICCD	Dynamic Power Supply Current (Note 4)		0.25	0.3	mA/MHz	V _{CC} = Max Outputs Open CEAB + OEAB = GND CEBA = V _{CC} One Input Toggling 50% Duty Cycle	V _{IN} ≥ V _{HC} V _{IN} ≤ 0.2V
lc	Total Power Supply Current (Note 6)		1.5	4.0		V _{CC} = Max Outputs Open f _{CP} = 10 MHz 50% Duty Cycle CEAB + OEAB = GND	V _{IN} ≥ V _{HC} V _{IN} ≤ 0.2V
			1.8	6.0	mA.	CEBA = V _{CC} . f _{CP} = LEAB = 10 MHz One Bit Toggling at f ₁ = 5 MHz 50% Duty Cycle	V _{IN} = 3.4V V _{IN} = GND
			3.0	16.5		(Note 5) V _{CC} = Max Outputs Open f _{CP} = 10 MHz 50% Duty Cycle CEAB + OEAB = GND CEBA = V _{CC} .	V _{IN} ≥ V _{HC} V _{IN} ≤ 0.2V
			5.0	21.75		CEBA - VCC. f _{CP} = LEAB = 10 MHz Eight Bits Toggling at f ₁ = 5 MHz 50% Duty Cycle	V _{IN} = 3.4V V _{IN} = GND

Note 1: Maximum test duration not to exceed one second, not more than one output shorted at one time.

Note 2: This parameter guaranteed but not tested.

Note 3: Per TTL driven input (VIN = 3.4); all other inputs at VCC or GND.

Note 4: This parameter is not directly testable, but is derived for use in Total Power Supply calculations.

Note 5: Values for these conditions are examples of the I_{CC} formula. These limits are guaranteed but not tested.

Note 6: IC = IQUIESCENT + INPUTS + IDYNAMIC

 $I_C = I_{CC} + \Delta I_{CC} D_H N_T + I_{CCD} (f_{CP}/2 + f_I N_I)$

I_{CC} = Quiescent Current

ΔI_{CC} = Power Supply Current for a TTL High Input (V_{IN} = 3.4V)

D_H = Duty Cycle for TTL Inputs High N_T = Number of Inputs at D_H

I_{CCD} = Dynamic Current caused by an Input Transition Pair (HLH or LHL)

f_{CP} = Clock Frequency for Register Devices (Zero for Non-Register Devices)

f_I = Input Frequency

N_I = Number of Inputs at f_I

All currents are in milliamps and all frequencies are in megahertz.

AC Electrical Characteristics: See Section 2 for Waveforms

		54FCTA/74FCTA	$74FCTA$ $T_A, V_{CC} = Com$ $R_L = 500\Omega$ $C_L = 50 \text{ pF}$				Units	Fig. No.
Symbol	Parameter	T _A = +25°C V _{CC} = 5.0V						
		Тур	Min (Not	e 1) Max	Min	Max		
tPLH tPHL	Propagation Delay Transparent Mode A _n to B _n or B _n to A _n		1.5	7.0			ns	2-8
t _{PLH}	Propagation Delay LEAB to A _n , LEAB to B _n		1.5	8.0			ns	2-8
^t PZH ^t PZL	Output Enable Time OEBA or OEAB to An or Bn CEBA or CEAB to An or Bn		1.5	9			ns	2-11
t _{PHZ}	Output Disable Time CEBA or OEAB to An or Bn CEBA or OEAB to An or Bn		1.5	7.5			ns	2-11
t _{SU}	Setup Time High or Low A _n or B _n to LEBA or LEAB		2				ns	2-10
t _H	Hold Time High or Low A _n or B _n to LEBA or LEAB		2		-, ,		ns	2-10

Note 1: Minimum propagation delays are guaranteed but not tested.

Capacitance $T_A = +25^{\circ}C$, f = 1.0 MHz

Symbol	Parameter (Note)	Тур	Max	Units	Conditions
C _{IN}	Input Capacitance	6	10	pF	$V_{IN} = 0V$
C _{OUT}	Output Capacitance	8	12	pF	V _{OUT} = 0V

Note: This parameter is measured at characterization but not tested.