54FCT533 Octal Transparent Latch with TRI-STATE Outputs

## National Semiconductor

## 54FCT533 Octal Transparent Latch with TRI-STATE® Outputs


#### **General Description**


The FCT533 consists of eight latches with TRI-STATE outputs for bus organized system applications. The flip-flops appear transparent to the data when Latch Enable (LE) is HIGH. When LE is low, the data satisfying the input timing requirements is latched. Data appears on the bus when the Output Enable (OE) is LOW. When OE is HIGH, the bus output is in the high impedance state.

#### Features

- Eight latches in a single package
- TTL input and output level compatible
- CMOS power consumption
- TRI-STATE outputs drive bus lines or buffer memory address registers
- Output sink capability of 32mA, source capability of 12 mA
- Inverted version of the FCT373
- Standard Microcircuit Drawing (SMD) 5962-8865101

#### Logic Symbols






Pin	Description		
Names			
D <sub>0</sub> -D <sub>7</sub>	Data Inputs		
LE	Latch Enable Input		
ŌĒ	Output Enable Input		
$\overline{O}_0 - \overline{O}_7$	TRI-STATE Latch		
	Outputs		

TRI-STATE<sup>®</sup> is a registered trademark of National Semiconductor Corporation. FACT<sup>TM</sup> is a trademark of Fairchild Semiconductor Corporation.

www.national.com


© 1998 National Semiconductor Corporation DS100969



•

#### **Functional Description**

The FCT533 contains eight D-type latches with TRI-STATE standard outputs. When the Latch Enable (LE) input is HIGH, data on the  $\mathsf{D}_\mathsf{n}$  inputs enters the latches. In this condition the latches are transparent, i.e., a latch output will change state each time its D input changes. When LE is LOW, the latches store the information that was present on the D inputs a setup time preceding the HIGH-to-LOW transition of LE. The TRI-STATE standard outputs are controlled by the Output Enable  $(\overline{OE})$  input. When  $\overline{OE}$  is LOW, the standard dard outputs are in the 2-state mode. When OE is HIGH, the standard outputs are in the high impedance mode but this does not interfere with entering new data into the latches.



#### **Truth Table**


Inputs			Outputs
LE	ŌE	D <sub>n</sub>	$\overline{O}_n$
Х	Н	Х	Z
н	L	L	н
н	L	н	L
L	L	Х	$\overline{O}_{0}$

H = HIGH Voltage Level L = LOW Voltage Level

Z = High Impedance X = Immaterial

 $\overline{O}_0$  = Previous  $\overline{O}_0$  before HIGH to Low transition of Latch Enable

#### Logic Diagram



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

www.national.com

#### Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Supply Voltage (V <sub>CC</sub> )	-0.5V to +7.0V
DC Input Diode Current (I <sub>IK</sub> )	
$V_{I} = -0.5V$	–20 mA
$V_{I} = V_{CC} + 0.5V$	+20 mA
DC Input Voltage (V <sub>I</sub> )	–0.5V to V <sub>CC</sub> + 0.5V
DC Output Diode Current (I <sub>OK</sub> )	
$V_{O} = -0.5V$	–20 mA
$V_{O} = V_{CC} + 0.5V$	+20 mA
DC Output Voltage (V <sub>O</sub> )	-0.5V to V <sub>CC</sub> + 0.5V
DC Output Source	
or Sink Current (I <sub>O</sub> )	±50 mA
DC V <sub>CC</sub> or Ground Current	
per Output Pin (I <sub>CC</sub> or I <sub>GND</sub> )	±50 mA
Storage Temperature (T <sub>STG</sub> )	–65°C to +150°C

DC Latchup Source or Sink Current Junction Temperature (T<sub>J</sub>) CDIP

# Recommended Operating Conditions

Supply Voltage (V <sub>CC</sub> )	
'FCT	4.5V to 5.5V
Input Voltage (V <sub>I</sub> )	0V to $V_{\rm CC}$
Output Voltage (V <sub>O</sub> )	0V to $V_{\rm CC}$
Operating Temperature (T <sub>A</sub> )	
54FCT	–55°C to +125°C

±300 mA

175°C

Note 1: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. National does not recommend operation of FACT® circuits outside databook specifications.

#### **DC** Characteristics for 'FCT Family Devices

Symbol	Parameter		FCT541		Units	V <sub>cc</sub>	Conditions	
			Min Typ Max					
VIH	Input HIGH Voltage		2.0			V		Recognized HIGH Signal
VIL	Input LOW Voltage				0.8	V		Recognized LOW Signal
V <sub>CD</sub>	Input Clamp Diode Voltage				-1.2	V	Min	I <sub>IN</sub> = -18 mA
V <sub>OH</sub>	Output HIGH Voltage	54FCT	4.3			V	Min	I <sub>OH</sub> = -300 μA
		54FCT	2.4			V	Min	I <sub>OH</sub> = -12 mA
V <sub>OL</sub>	Output LOW Voltage	54FCT			0.2	V	Min	I <sub>OL</sub> = 300 μA
		54FCT			0.5	V	Min	I <sub>OL</sub> = 32 mA
IIH	Input HIGH Current				5	μA	Max	V <sub>IN</sub> = V <sub>CC</sub>
I <sub>IL</sub>	Input LOW Current				-5	μA	Max	V <sub>IN</sub> = 0.0V
I <sub>ozH</sub>	Output Leakage Current				10	μA	Max	$V_{OUT} = 5.5V; \overline{OE}_n = 2.0V$
I <sub>OZL</sub>	Output Leakage Current				-10	μA	Max	$V_{OUT} = 0.0V; \overline{OE}_n = 2.0V$
l <sub>os</sub>	Output Short-Circuit Current				-60	mA	Max	V <sub>OUT</sub> = 0.0V
I <sub>CCQ</sub>	Quiescent Power Supply Current				1.5	mA	Max	$V_{IN}$ < 0.2V or $V_{IN}$ 5.3V, $V_{CC}$ = 5.5V
$\Delta I_{CC}$	Quiescent Power Supply Current				2.0	mA	Max	$V_{I} = V_{CC} - 2.1V$
I <sub>CCD</sub>	Dynamic I <sub>CC</sub>				0.4	mA/ MHz	Max	$V_{CC}$ = 5.5V, Outputs Open, One Bit Toggling, 50% Duty Cycle, $\overline{OE}_n$ = GND
I <sub>cc</sub>	Total Power Supply Current				6.0	mA	Max	$V_{CC}$ = 5.5V, Outputs Open, fI = 10MHz, $\overline{OE}_n$ = GND, One Bit Toggling, 50% Duty Cycle

Note 2: All outputs loaded; thresholds on input associated with output under test.

Note 3: Maximum test duration 2.0 ms, one output loaded at a time.

www.national.com

## AC Electrical Characteristics

.

Symbol	Parameter	Parameter V <sub>cc</sub> (V) (Note 4)	54FCT T <sub>A</sub> = -55°C to +125°C C <sub>L</sub> = 50 pF		Units	Fig. No.
			Min	Max		
t <sub>PHL</sub> , t <sub>PLH</sub>	Propagation Delay	5.0	1.5	12.0	ns	
	D <sub>n</sub> to O <sub>n</sub>					
t <sub>PHL</sub> , t <sub>PLH</sub>	Propagation Delay	5.0	2.0	14.0	ns	
	LE to O <sub>n</sub>					
t <sub>PZL</sub> , t <sub>PZH</sub>	Output Enable Time	5.0	1.5	12.5	ns	
t <sub>PHZ</sub> , t <sub>PLZ</sub>	Output Disable Time	5.0	1.5	8.5	ns	

Note 4: Voltage Range 5.0 is 5.0V ±0.5V.


## AC Operating Requirements

Symbol	Parameter	V <sub>cc</sub> (V) (Note 5)	$54FCT$ $T_{A} = -55^{\circ}C$ to +125°C $C_{L} = 50 \text{ pF}$ Guaranteed Minimum	Units	Fig. No.
t <sub>S</sub>	Setup Time, HIGH or LOW	5.0	2.0	ns	
	D <sub>n</sub> to LE				
t <sub>H</sub>	Hold Time, HIGH or LOW	5.0	3.0	ns	
	D <sub>n</sub> to LE				
t <sub>vv</sub>	LE Pulse Width, HIGH	5.0	6.0	ns	


Note 5: Voltage Range 5.0 is 5.0V ±0.5V.

## Capacitance

Symbol	Parameter	Тур	Units	Conditions
C <sub>IN</sub>	Input Capacitance	10	pF	$V_{CC} = OPEN$
C <sub>PD</sub>	Power Dissipation	40	pF	$V_{CC} = 5.0V$
	Capacitance			



www.national.com



National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.