September 1998

## **National** Semiconductor

### 54ACT283 4-Bit Binary Full Adder with Fast Carry


#### **General Description**

The 'ACT283 high-speed 4-bit binary full adder with internal carry lookahead accepts two 4-bit binary words ( $A_0-A_3$ ,  $B_0-B_3$ ) and a Carry input ( $C_0$ ). It generates the binary Sum outputs ( $S_0-S_3$ ) and the Carry output ( $C_4$ ) from the most significant bit. The 'ACT283 will operate with either active HIGH or active LOW operands (positive or negative logic).


#### **Features**

- Guaranteed 4000V minimum ESD protection
- Outputs source/sink 24 mA
- TTL-compatible inputs
- Available to Mil-Std-883

#### Logic Symbols










#### **Connection Diagrams**









#### **Functional Description**

The 'ACT283 adds two 4-bit binary words (A plus B) plus the incoming Carry ( $C_0$ ). The binary sum appears on the Sum ( $S_0$ – $S_3$ ) and outgoing carry ( $C_4$ ) outputs. The binary weight of the various inputs and outputs is indicated by the subscript numbers, representing powers of two.

$$2^{0} (A_{0} + B_{0} + C_{0}) + 2^{1} (A_{1} + B_{1}) + 2^{2} (A_{2} + B_{2}) + 2^{3} (A_{3} + B_{3}) = S_{0} + 2S_{1} + 4S_{2} + 8S_{3} + 16C_{4} Where (x) = alue$$

Where (+) = plus

Interchanging inputs of equal weight does not affect the operation. Thus  $C_0$ ,  $A_0$ ,  $B_0$  can be arbitrarily assigned to pins 5, 6 and 7 for DIPS, and 7, 8 and 9 for chip carrier packages. Due to the symmetry of the binary add function, the 'ACT283 can be used either with all inputs and outputs active HIGH (positive logic) or with all inputs and outputs active LOW (negative logic). See *Figure 1*. Note that if  $C_0$  is not used it must be tied LOW for active HIGH logic or tied HIGH for active LOW logic.

Due to pin limitations, the intermediate carries of the 'ACT283 are not brought out for use as inputs or outputs. However, other means can be used to effectively insert a carry into, or bring a carry out from, an intermediate stage. *Figure 2* shows how to make a 3-bit adder. Tying the operand inputs of the fourth adder (A<sub>3</sub>, B<sub>3</sub>) LOW makes S<sub>3</sub> dependent only on, and equal to, the carry from the third adder. Using somewhat the same principle, *Figure 3* shows a way of dividing the 'ACT283 into a 2-bit and a 1-bit adder. The third stage adder (A<sub>2</sub>, B<sub>2</sub>, S<sub>2</sub>) is used merely as a means of getting a carry (C<sub>10</sub>) signal into the fourth stage (via A<sub>2</sub> and B<sub>2</sub>) and bringing out the carry from the second stage on S<sub>2</sub>.

© 1998 National Semiconductor Corporation DS100977


#### Functional Description (Continued)

.

Note that as long as  $A_2$  and  $B_2$  are the same, whether HIGH or LOW, they do not influence  $S_2$ . Similarly, when  $A_2$  and  $B_2$ are the same the carry into the third stage does not influence the carry out of the third stage. *Figure 4* shows a method of implementing a 5-input encoder, where the inputs are equally weighted. The outputs  $S_0,\,S_1$  and  $S_2$  present a binary number equal to the number of inputs  $I_1-I_5$  that are true. Figure 5 shows one method of implementing a 5-input majority gate. When three or more of the inputs  $I_1-I_5$  are true, the output  $M_5$  is true.

	Co	Ao	Α <sub>1</sub>	A <sub>2</sub>	$A_3$	Bo	B <sub>1</sub>	B <sub>2</sub>	B <sub>3</sub>	So	S <sub>1</sub>	S2	$S_3$	<b>C</b> <sub>4</sub>
Logic Levels	L	L	Н	L	Н	н	L	L	Н	н	н	L	L	н
Active HIGH	0	0	1	0	1	1	0	0	1	1	1	0	0	1
Active LOW	1	1	0	1	0	0	1	1	0	0	0	1	1	0

Active HIGH: 0 + 10 + 9 = 3 + 16 Active LOW: 1 + 5 + 6 = 12 + 0



C<sub>2</sub>

FIGURE 3. 2-Bit and 1-Bit Adders


S<sub>10</sub>

DS100977-6

Sn

S<sub>0</sub>

S<sub>1</sub>









FIGURE 5. 5-Input Majority Gate

www.national.com



#### Absolute Maximum Ratings (Note 1)

.

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Storage Temperature	–65°C to +150°C
Ambient Temperature under Bias	–55°C to +125°C
Junction Temperature under Bias	–55°C to +175°C
V <sub>CC</sub> Pin Potential to	
Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to +7.0V
Input Current (Note 2)	-30 mA to +5.0 mA
Voltage Applied to Output	
in HIGH State (with $V_{CC} = 0V$ )	
Standard Output	–0.5V to V <sub>CC</sub>

3-STATE Output Current Applied to Output in LOW State (Max) -0.5V to +5.5V

twice the rated  $I_{OL}$  (mA)

# Recommended Operating Conditions

Free Air Ambient Temperature Military

–55°C to +125°C

 Supply Voltage

 Military
 +4.5V to +5.5V

 Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.


#### **DC Electrical Characteristics for 'ACT Family Devices**


Symbol	Parameter	V <sub>cc</sub>	T <sub>A</sub> = -55°C to +125°C	Units	Conditions
		(V)	Guaranteed Limits		
V <sub>IH</sub>	Minimum High Level	4.5	2.0	V	V <sub>OUT</sub> = 0.1V
	Input Voltage	5.5	2.0		or V <sub>CC</sub> – 0.1V
V <sub>IL</sub>	Maximum Low Level	4.5	0.8	V	V <sub>OUT</sub> = 0.1V
	Input Voltage	5.5	0.8		or V <sub>CC</sub> – 0.1V
V <sub>он</sub>	Minimum High Level	4.5	4.4	V	I <sub>OUT</sub> = -50 μA
	Output Voltage	5.5	5.4		
					$V_{IN} = V_{IL} \text{ or } V_{IH}$
		4.5	3.7	V	I <sub>OH</sub> = -24 mA
		5.5	4.7		I <sub>OH</sub> = -24 mA (Note 3)
V <sub>OL</sub>	Maximum Low Level	4.5	0.1	V	Ι <sub>ΟUT</sub> = 50 μΑ
	Output Voltage	5.5	0.1		
					V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub>
		4.5	0.5	V	I <sub>OL</sub> = 24 mA
		5.5	0.5		I <sub>OL</sub> = 24 mA (Note 3)
I <sub>IN</sub>	Maximum Input	5.5	±1.0	μA	$V_{I} = V_{CC}, GND$
	Leakage Current				
I <sub>CCT</sub>	Maximum	5.5	1.6	mA	$V_{I} = V_{CC} - 2.1V$
	I <sub>CC</sub> /Input				
I <sub>OLD</sub>	Minimum Dynamic Output Current	5.5	50	mA	V <sub>OLD</sub> = 1.65V Max
I <sub>OHD</sub>	(Note 4)	5.5	-50	mA	V <sub>OHD</sub> = 3.85V Min
I <sub>cc</sub>	Maximum Quiescent	5.5	160.0	μA	$V_{IN} = V_{CC}$
	Supply Current				or GND


Note 3: All outputs loaded; thresholds on input associated with output under test.

Note 4: Maximum test duration 2.0 ms, one output loaded at a time.

Symbol		54/	Units	
	Parameter	T <sub>A</sub> , V <sub>C</sub> C <sub>L</sub> =		
		Min	Max	_
t <sub>PLH</sub>	Propagation Delay	2.5	14.0	ns
t <sub>PHL</sub>	C <sub>o</sub> to S <sub>n</sub>	2.5	14.0	
t <sub>PLH</sub>	Propagation Delay	2.0	17.0	ns
t <sub>PHL</sub>	A <sub>n</sub> or B <sub>n</sub> to S <sub>n</sub>	2.0	17.0	
t <sub>PLH</sub>	Propagation Delay	2.5	10.0	ns
t <sub>PHL</sub>	C <sub>0</sub> to C <sub>4</sub>	2.5	11.0	
t <sub>PLH</sub>	Propagation Delay	2.5	10.5	ns
t <sub>PHL</sub>	$A_n$ or $B_n$ to $C_4$	2.5	11.5	







National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.