
- Members of the Texas Instruments Widebus™ Family
- Independent Registers for A and B Buses
- Multiplexed Real-Time and Stored Data
- Flow-Through Architecture Optimizes
  PCB Layout
- Distributed V<sub>CC</sub> and GND Pin Configurations Minimize High-Speed Switching Noise
- EPIC™ (Enhanced-Performance Implanted CMOS) 1-µm Process
- 500-mA Typical Latch-Up Immunity at 125°C
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) Packages Using 25-mil Center-to-Center Pin Spacings and 380-mil Fine-Pitch Ceramic Flat (WD) Packages Using 25-mil Center-to-Center Pin Spacings

### description

The 'AC16646 are 16-bit bus transceivers that consist of D-type flip-flops and control circuitry, with 3-state outputs arranged for multiplexed transmission of data directly from the data bus or from the internal storage registers. The devices can be used as two 8-bit transceivers or one 16-bit transceiver. Data on the A or B bus is clocked into the registers on the low-to-high transition of the appropriate clock (CLKAB or CLKBA) input. illustrates the four fundamental can bus-management functions that be performed with the bus transceivers and registers.

54AC16646 ... WD PACKAGE 74AC16646 ... DL PACKAGE (TOP VIEW)



Output-enable (OE) and direction-control (DIR) inputs are provided to control the transceiver functions. In the transceiver mode, data present at the high-impedance port may be stored in either register or in both. The select controls (SAB and SBA) can multiplex stored and real-time (transparent mode) data. The circuitry used for select control eliminates the typical decoding glitch that occurs in a multiplexer during the transition between stored and real-time data. DIR determines which bus receives data when  $\overline{OE}$  is active (low). In the isolation mode ( $\overline{OE}$  high), A data may be stored in one register and/or B data may be stored in the other register.

When an output function is disabled, the input function is still enabled and may be used to store and transmit data. Only one of the two buses, A or B, may be driven at a time.

The 74AC16646 is packaged in the TI shrink small-outline package, which provides twice the functionality of standard small-outline packages in the same printed-circuit-board area.

The 54AC16646 is characterized for operation over the full military temperature range of –55°C to 125°C. The 74AC16646 is characterized for operation from –40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.






Figure 1. Bus-Management Functions




## 54AC16646, 74AC16646 **16-BIT BUS TRANSCEIVERS AND REGISTERS** WITH 3-STATE OUTPUTS SCAS241A - MARCH 1990 - REVISED APRIL 1996

### **FUNCTION TABLE**

		INP	JTS			DATA	A 1/0†	ODED ATION OF FUNCTION
OE	DIR	CLKAB	CLKBA	SAB	SBA	A1-A8	B1-B8	OPERATION OR FUNCTION
Х	Х	1	Х	Χ	Х	Input	Unspecified	Store A, B unspecified <sup>†</sup>
Х	Χ	Χ	$\uparrow$	Χ	Χ	Unspecified	Input	Store B, A unspecified <sup>†</sup>
Н	Χ	1	<b>↑</b>	Χ	Χ	Input	Input	Store A and B data
Н	Χ	H or L	H or L	Χ	Χ	Input	Input	Isolation, hold storage
L	L	Χ	Χ	X	L	Output	Input	Real-time B data to A bus
L	L	Χ	H or L	Χ	Н	Output	Input	Stored B data to A bus
L	Н	Х	Х	L	Χ	Input	Output	Real-time A data to B Bus
L	Н	H or L	Χ	Н	Χ	Input	Output	Stored A data to bus

<sup>†</sup> The data-output functions may be enabled or disabled by various signals at  $\overline{\text{OE}}$  or DIR. Data-input functions are always enabled, i.e., data at the bus terminals is stored on every low-to-high transition of the clock inputs.


## logic symbol†



<sup>&</sup>lt;sup>†</sup>This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



### logic diagram (positive logic)





## 54AC16646, 74AC16646 16-BIT BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

SCAS241A - MARCH 1990 - REVISED APRIL 1996

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage range, V <sub>CC</sub>	0.5 V to 7 V
Input voltage range, V <sub>I</sub> (see Note 1)	–0.5 V to $V_{CC}$ + 0.5 V
Output voltage range, V <sub>O</sub> (see Note 1)	$\dots$ -0.5 V to V <sub>CC</sub> + 0.5 V
Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CC}$ )	±20 mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0 or V <sub>O</sub> > V <sub>CC</sub> )	±50 mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$	±50 mA
Continuous current through V <sub>CC</sub> or GND	±400 mA
Maximum power dissipation at $T_A = 55^{\circ}C$ (in still air) (see Note 2): DL package	1.4 W
Storage temperature range, T <sub>stq</sub>	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### recommended operating conditions

			54	AC1664	6	74AC16646			
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage (see Note 3)		3	5	5.5	3	5	5.5	V
		V <sub>CC</sub> = 3 V	2.1			2.1			
$V_{\text{IH}}$	High-level input voltage	$V_{CC} = 4.5 \text{ V}$	3.15			3.15			V
		V <sub>CC</sub> = 5.5 V	3.85			3.85			
		V <sub>CC</sub> = 3 V			0.9			0.9	
۷ <sub>IL</sub>	Low-level input voltage	V <sub>CC</sub> = 4.5 V			1.35			1.35	V
		V <sub>CC</sub> = 5.5 V		T,	1.65			1.65	
VI	Input voltage		0	Q	VCC	0		VCC	V
٧o	Output voltage		0	, ,	VCC	0		VCC	V
		V <sub>CC</sub> = 3 V	4	2	-4			-4	
IOH	High-level output current	V <sub>CC</sub> = 4.5 V	7	,	-24			-24	mA
		V <sub>CC</sub> = 5.5 V			-24			-24	
		V <sub>CC</sub> = 3 V			12			12	
loL	Low-level output current	V <sub>CC</sub> = 4.5 V			24			24	mA
		V <sub>CC</sub> = 5.5 V			24			24	
Δt/Δν	Input transition rise or fall rate		0		10	0		10	ns/V
T <sub>A</sub>	Operating free-air temperature		-55		125	-40		85	°C

NOTE 3: All V<sub>CC</sub> and GND pins must be connected to the proper voltage power supply.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

<sup>2.</sup> The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils.

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DAD AMETER	TEST CONDITIONS	.,	T,	<sub>A</sub> = 25°C	54AC16646	74AC16646	LINIT
PARAMETER	TEST CONDITIONS	vcc	MIN	TYP MAX	MIN MAX	MIN MAX	UNIT
		3 V	2.9		2.9	2.9	
	I <sub>OH</sub> = -50 μA	4.5 V	4.4		4.4	4.4	
		5.5 V	5.4		5.4	5.4	
.,	I <sub>OH</sub> = -4 mA	3 V	2.58		2.4	2.48	.,
$ \begin{tabular}{ c c c c c c c c c c c c c c c c c c c$	3.8	V					
	4.8						
	I <sub>OH</sub> = -50 mA <sup>†</sup>	NDITIONS   VCC					
	I <sub>OH</sub> = -75 mA <sup>†</sup>	5.5 V			4	3.85	
		3 V		0.1	0.1	0.1	
	I <sub>OL</sub> = 50 μA	4.5 V		0.1	0.1	0.1	ı
		5.5 V		0.1	0.1	0.1	
.,	I <sub>OL</sub> = 12 mA	3 V		0.36	0.5	0.44	.,
VOL		4.5 V		0.36	0.5	0.44	V
		5.5 V		0.36	0.5	0.44	
	I <sub>OL</sub> = 50 mA <sup>†</sup>	5.5 V			1.65		
		5.5 V				1.65	
lį	V <sub>I</sub> = V <sub>CC</sub> or GND	5.5 V		±0.1	±1	±1	μΑ
loz <sup>‡</sup>	V <sub>I</sub> = V <sub>CC</sub> or GND	5.5 V		±0.5	±10	±5	μΑ
	i	5.5 V		8	160	80	
	$V_I = V_{CC}$ or GND	5 V		4.5			pF
Co	V <sub>I</sub> = V <sub>CC</sub> or GND	5 V		16			pF

<sup>†</sup> Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

# timing requirements over recommended operating free-air temperature range, $V_{CC}$ = 3.3 V $\pm$ 0.3 V (unless otherwise noted) (see Figure 2)

		$T_A = 1$	25°C	54AC1	6646	74AC16646		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	UNIT
fclock	Clock frequency	0	65	0	65	0	65	MHz
t <sub>W</sub>	Pulse duration, CLKAB or CLKBA high or low	7		70	10,01	7		ns
t <sub>su</sub>	Setup time, A before CLKAB↑ or B before CLKBA↑	6.5		6.5	110	6.5		ns
t <sub>h</sub>	Hold time, A after CLKAB↑ or B after CLKBA↑	1		Q1	·	1		ns

# timing requirements over recommended operating free-air temperature range, $V_{CC}$ = 5 V $\pm$ 0.5 V (unless otherwise noted) (see Figure 2)

		T <sub>A</sub> =	25°C	54AC1	6646	74AC1	LINUT	
		MIN	MAX	MIN	MAX	MIN	MAX	UNIT
fclock	Clock frequency	0	75	0	75	0	75	MHz
t <sub>W</sub>	Pulse duration, CLKAB or CLKBA high or low	6.5		6.5	10,01	6.5		ns
t <sub>su</sub>	Setup time, A before CLKAB↑ or B before CLKBA↑	5		5	711	5		ns
th	Hold time, A after CLKAB↑ or B after CLKBA↑	1		9		1		ns

<sup>‡</sup> For I/O ports, the parameter IOZ includes the input leakage current.

## 54AC16646, 74AC16646 16-BIT BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

SCAS241A - MARCH 1990 - REVISED APRIL 1996

# switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 3.3 V $\pm$ 0.3 V (unless otherwise noted) (see Figure 2)

242445752	FROM	то	T,	<sub>A</sub> = 25°C	;	54AC1	6646	74AC16646		
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
f <sub>max</sub>			65			65		65		MHz
<sup>t</sup> PLH	A D	D on A	3.4	9.3	13.2	3.4	15.7	3.4	14.8	
<sup>t</sup> PHL	A or B	B or A	3.6	10	13.4	3.6	15.1	3.6	4.5	ns
<sup>t</sup> PZH	<del>OE</del>	A or D	3.8	10.5		3.8	17.6	3.8	16.4	
<sup>t</sup> PZL	OE .	A or B	4.8	13.9		4.8	22.1	4.8	20.9	ns
<sup>t</sup> PHZ	<del>OE</del>	A D	4.4	7.6		4.4	11	4.4	10.7	
t <sub>PLZ</sub>	OE	A or B	4	7		4	10.4	4	10.1	ns
<sup>t</sup> PLH	OLICO A TO OLICAD	A == D	4.7	12.1		4.7	19.9	4.7	18.7	
<sup>t</sup> PHL	CLKBA or CLKAB	A or B	4.8	12.2		4.8	18.8	4.8	18	ns
<sup>t</sup> PLH	SAB or SBA <sup>†</sup>	A or D	4.7	12		4.7	19.9	4.7	18.5	20
<sup>t</sup> PHL	(with A or B high)	A or B	4.5	11.4		4.5	17.2	4.5	16.4	ns
<sup>t</sup> PLH	SBA or SAB <sup>†</sup>	A D	4	10.5		4	17.3	4	16.3	
<sup>t</sup> PHL	(with A or B low)	A or B	5.2	13.3		5.2	20.3	5.2	19.3	ns
<sup>t</sup> PZH	DID	A - :: D	3.6	10.3		3.6	17.9	3.6	16.8	
t <sub>PZL</sub>	DIR	A or B	4.7	13.5		4.7	22.1	4.7	20.8	ns
<sup>t</sup> PHZ	DID	A or D	4.6	7.8		4.6	11.6	4.6	11.2	20
t <sub>PLZ</sub>	DIR	A or B	3.9	7		3.9	11	3.9	10.6	ns

<sup>†</sup> These parameters are measured with the internal output state of the storage register opposite that of the bus input.

## switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 5 V $\pm$ 0.5 V (unless otherwise noted) (see Figure 2)

DADAMETED	FROM	то	T,	4 = 25°C	;	54AC1	6646	74AC16646		UNIT
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNII
f <sub>max</sub>			75			75		75		MHz
t <sub>PLH</sub>	A == D	D A	2.9	5.5	8.5	2.9	10.1	2.9	9.5	
t <sub>PHL</sub>	A or B	B or A	2.9	5.7	8.9	2.9	10.1	2.9	9.7	ns
<sup>t</sup> PZH	ŌĒ	A == D	3.1	6.1	9.4	3.1	11.1	3.1	10.5	
t <sub>PZL</sub>	OE	A or B	4.1	7.3	11	4.1	12.9	4.1	12.2	ns
<sup>t</sup> PHZ	ŌĒ	A D	4	6.1	8.4	4	9.1	4	8.9	
tPLZ		A or B	3.8	5.7	8	3.8	8.9	3.8	8.6	ns
t <sub>PLH</sub>	CLICDA es CLICAD	A == D	3.9	7	10.8	3.9	12.8	3.9	12.1	
t <sub>PHL</sub>	CLKBA or CLKAB	A or B	3.9	7.1	10.8	3.9	12.5	3.9	11.9	ns
t <sub>PLH</sub>	SAB or SBA†	A == D	4	7.4	11.1	74	13.4	4	12.5	
t <sub>PHL</sub>	(with A or B high)	A or B	3.6	6.7	10.2	3.6	11.8	3.6	11.2	ns
<sup>t</sup> PLH	SBA or SAB <sup>†</sup>	A == D	3.3	6.1	9.5	3.3	11.2	3.3	10.6	
<sup>t</sup> PHL	(with A or B low)	A or B	4.3	8	11.7	4.3	13.9	4.3	13.1	ns
<sup>t</sup> PZH	DID	A D	3	5.9	9.6	3	11.6	3	10.9	
t <sub>PZL</sub>	DIR	A or B	3.6	7	11.1	3.6	12.9	3.6	12.2	ns
<sup>t</sup> PHZ	DIR	A or D	4	6.2	8.8	4	9.6	3	9.4	20
t <sub>PLZ</sub>	ЫK	A or B	3.7	5.7	8.2	3.7	9	3.7	8.8	ns


<sup>†</sup>These parameters are measured with the internal output state of the storage register opposite that of the bus input.





### operating characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C


	PARAMETER			TEST CONDITIONS		
C	Down discinction conscitones	Outputs enabled	C. 50 pF	f 1 MII-	62	pF
Cpd	Power dissipation capacitance	Outputs disabled	$C_L = 50 pF$ ,	f = 1 MHz	14	рг


### PARAMETER MEASUREMENT INFORMATION














NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_O = 50 \ \Omega$ ,  $t_f = 3 \ ns$ ,  $t_f = 3 \ ns$ .
- D. The outputs are measured one at a time with one input transition per measurement.

Figure 2. Load Circuit and Voltage Waveforms

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

**Applications Products Amplifiers** amplifier.ti.com Audio www.ti.com/audio Data Converters Automotive www.ti.com/automotive dataconverter.ti.com DLP® Products Broadband www.dlp.com www.ti.com/broadband DSP Digital Control dsp.ti.com www.ti.com/digitalcontrol Clocks and Timers www.ti.com/clocks Medical www.ti.com/medical Military Interface www.ti.com/military interface.ti.com Optical Networking Logic logic.ti.com www.ti.com/opticalnetwork Power Mgmt power.ti.com Security www.ti.com/security Telephony Microcontrollers microcontroller.ti.com www.ti.com/telephony Video & Imaging www.ti-rfid.com www.ti.com/video RF/IF and ZigBee® Solutions www.ti.com/lprf Wireless www.ti.com/wireless

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2009, Texas Instruments Incorporated