## 54/74290 54LS/74LS290 BCD DECADE COUNTER

DESCRIPTION - The '290 is a 4 -stage ripple counter containing a high speed flip-flop acting as a divide-by-two and three flip-flops connected as a divide-by-five. HIGH signals on the Master Reset (MR) inputs override the clocks and force all outputs to the LOW state. HIGH signals on the Master Set (MS) inputs override the clocks and MR and force the outputs to the BCD nine state. The '290 is the same circuit as the '90 except that it has corner power pins and is therefore recommended for new designs. For detail specifications, truth tables and functional description, please refer to the ' 90 data sheet.

ORDERING CODE: See Section 9

| PKGS | $\begin{aligned} & \text { PIN } \\ & \text { OUT } \end{aligned}$ | COMMERCIAL GRADE | MILITARY GRADE | $\begin{aligned} & \text { PKG } \\ & \text { TYPE } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} & \mathrm{VCC}=+5.0 \mathrm{~V} \pm 5 \%, \\ & \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \end{aligned}$ | $\begin{gathered} V_{C C}=+5.0 \mathrm{~V} \pm 10 \% \\ \mathrm{~T}_{\mathrm{A}}=-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{gathered}$ |  |
| Plastic DIP (P) | A | 74290PC, 74LS290PC |  | 9A |
| Ceramic DIP (D) | A | 74290DC, 74LS290DC | 54290DM, 54LS290DM | 6A |
| Flatpak (F) | A | 74290FC, 74LS290FC | 54290FM, 54LS290FM | 31 |

CONNECTION DIAGRAM PINOUT A


LOGIC SYMBOL

$\mathrm{V}_{\mathrm{CC}}=\operatorname{Pin} 14$
GND $=\operatorname{Pin} 7$
NC $=$ Pin 2.6

INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions

| PIN NAMES | DESCRIPTION | 54/74 (U.L.) HIGH/LOW | 54/74LS (U.L.) HIGH/LOW |
| :---: | :---: | :---: | :---: |
| $\overline{\mathrm{CP}}{ }_{0}$ | $\div 2$ Section Clock Input (Active Falling Edge) | 2.0/2.0 | 1.0/1.5 |
| $\overline{\mathrm{CP}}_{1}$ | $\div 5$ Section Clock Input (Active Falling Edge) | 3.0/3.0 | 2.0/2.0 |
| MR1, MR2 | Asynchronous Master Reset Inputs (Active HIGH) | 1.0/1.0 | 0.5/0.25 |
| MS1, MS2 | Asynchronous Master Set (Set to 9) Inputs (Active HIGH) | 1.0/1.0 | 0.5/0.25 |
| Qo | $\div 2$ Flip-flop Output* | 20/10 | $\begin{array}{r} 10 / 5.0 \\ (2.5) \end{array}$ |
| $\mathrm{Q}_{1}-\mathrm{Q}_{3}$ | $\div 5$ Flip-flop Outputs | 20/10 | $\begin{array}{r} 10 / 5.0 \\ (2.5) \\ \hline \end{array}$ |

[^0]
[^0]:    -The $Q_{0}$ output is guaranteed to drive the full rated fan-out plus the $\overline{\mathrm{CP}}$, input.

