CONNECTION DIAGRAM PINOUT A

54/74199

8-BIT PARALLEL I/O SHIFT REGISTER

DESCRIPTION — The '199 is a parallel in, parallel out register featuring synchronous parallel load, shift right and hold modes. State changes are initiated by the rising edge of the clock. Serial entry into the first stage is via J and \vec{K} inputs for maximum flexibility. Two clock inputs are provided and it is possible to use one as an inhibit. An asynchronous Master Reset(\vec{MR}) input overrides all other inputs and clears the register.

- PARALLEL IN/PARALLEL OUT
- SYNCHRONOUS PARALLEL LOAD
- ASYNCHRONOUS OVERRIDING CLEAR
- JK ENTRY TO FIRST STAGE

ORDERING CODE: See Section 9

	PIN OUT	COMMERCIAL GRADE	MILITARY GRADE	PKG
PKGS		$V_{CC} = +5.0 V \pm 5\%,$ $T_A = 0^{\circ}C \text{ to } +70^{\circ}C$	$V_{CC} = +5.0 V \pm 10\%,$ $T_A = -55^{\circ}C \text{ to } +125^{\circ}C$	TYPE
Plastic DIP (P)	Α	74199PC		9N
Ceramic DIP (D)	A	74199DC	54199DM	6N
Flatpak (F)	A	74199FC	54199FM	4M

INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions

PIN NAMES	DESCRIPTION	54/74 (U.L.) HIGH/LOW	
ĸ	Serial Data Input (Active LOW)	1.0/1.0	
J	Serial Data Input (Active HIGH)	1.0/1.0	
P0 - P7	Parallel Data Inputs	1.0/1.0	
CP1, CP2	Clock Pulse Inputs (Active Rising Edge)	1.0/1.0	
MR	Asynchronous Master Reset Input (Active LOW)	1.0/1.0	
PE	Parallel Enable Input (Active LOW)	1.0/1.0	
Q0 Q7	Flip-flop Outputs	20/10	

LOGIC SYMBOL



 $V_{CC} = Pin 24$ GND = Pin 12



FUNCTIONAL DESCRIPTION — The '199 contains eight edge-triggered D-type flip-flops and the interstage gating required to perform synchronous parallel load and shift right operations. Parallel input data is applied to the $P_0 - P_7$ inputs, while serial entry to Q_0 is via J and \overline{K} . State changes are initiated by the rising edge of the clock. The J, \overline{K} , $P_0 - P_7$ and \overline{PE} inputs can change while the clock is in either state, provided only that the recommended setup and hold times are observed.

Either CP input can be used as the clock; if one is not used it must be tied LOW. One CP input can be used to inhibit the other by applying a HIGH signal, but this should only be done while the other CP is in the HIGH state or else false triggering may result. A LOW signal on MR overrides all other inputs and forces the outputs LOW.

INPUTS				RESPONSE	
MR	PE	CP1*	CP ₂ *		
L	х	х	х	Asynchronous Reset; Outputs = LOW	
нн	X X	H X	н×	Hold	
H H	L L	L Z	ſ	Parallel Load; Pn Qn	
тт	н н	ΥL	۲	Shift Right, Q0 Q1, Q1 Q2, etc.	

MODE SELECT TABLE

*See discussion for precautions on CP changes

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

SERIAL ENTRY TABLE ($\overline{MR} = \overline{PE} = HIGH$)

INPUTS		On at ta + 1*
J	ĸ	
LLHH		L Q_0 at t_n (No Change) \overline{Q}_0 at t_n (Toggles) H

*tn, tn + 1 = time before, after rising CP edge



199

ts (H)

ts (L)

t_h (H)

t_h (L)

t_w (H)

t_w (D

Setup Time HIGH or LOW

Hold Time HIGH or LOW

CP Pulse Width HIGH

MR Pulse Width LOW

PE to CP

PE to CP

.

SYMBOL	PARAMETER		54/74		UNITS	CONDITIONS
OTMOOL			Min Max			
lcc	Power Supply Current	хс		116	mA	$V_{CC} = Max; J, \overline{K}, P_n = 4.5$
		ХМ		104		CP ₂ , MR, PE = Gnd
	ACTERISTICS: Vcc = +5.0	V. TA =	+25° C (See)	Section 3 fo	r waveforms	and load configurations)
	PARAMETER		54/74 C _L = 15 pF R _L = 400 Ω		UNITS	CONDITIONS
SYMBOL						
			Min	Max		
f _{max}	Maximum Shift Frequenc	ÿ	25		MHz	Figs. 3-1, 3-8
tpLH tpHL	Propagation Delay CP ₁ or CP ₂ to Q _n			26 30	ns	Figs. 3-1, 3-8
tрнL	Propagation Delay MR to Q _n			35	ns	Figs. 3-1, 3-16
	ATING REQUIREMENTS: V	/ _{CC} = +5	.0 V, T _A = +2	25° C		
SYMBOL	PARAMETER		54/74		UNITS	CONDITIONS
			Min	Max	L	
ts (H) ts (L)	Setup Time HIGH or LO Pn, K, J to CP	N	20 20		ns	
t _h (H) t _h (L)	Hold Time HIGH or LOW Pn, K, J to CP	/	0		ns	

30

30

0

0

20

20

Fig. 3-6

Fig. 3-8

Fig. 3-16

ns

ns

ns

ns