54/74156 54LS/74LS156

DUAL 1-OF-4 DECODER/DEMULTIPLEXER
(With Open-Collector Outputs)


Ea 1 16 Vcc
Ea 2 15 Eb
A1 3 14 Eb
O3a 4 13 Ao
O2a 5 12 O3b
O1a 6 11 O2b
O0a 7 10 O1b
GND 8 9 O0b

CONNECTION DIAGRAM
PINOLIT A

DESCRIPTION — The '156 contains two decoders with common Address (A_0, A_1) inputs and separate enable gates. Decoder "a" has an enable gate with one active HIGH and one active LOW input, while decoder "b" has two active LOW inputs. If the enable functions are satistied, one output of each decoder will be LOW, as selected by the Address inputs. For functional description, truth table and logic diagram, please refer to the '155 data sheet.

ORDERING CODE: See Section 9

PKGS	PIN	COMMERCIAL GRADE	MILITARY GRADE	PKG		
	оит	$V_{CC} = +5.0 \text{ V } \pm 5\%,$ $T_A = 0^{\circ}\text{C to } +70^{\circ}\text{C}$	$V_{CC} = +5.0 \text{ V} \pm 10\%,$ $T_A = -55^{\circ} \text{ C to } +125^{\circ} \text{ C}$	TYPE		
Plastic DIP (P)	А	74156PC, 74LS156PC		9B		
Ceramic DIP (D)	Α	74156DC, 74LS156DC	54156DM, 54LS156DM	6B		
Flatpak (F)	Α	74156FC, 74LS156FC	54156FM, 54LS156FM	4L		



LOGIC SYMBOL

INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions

PIN NAMES	DESCRIPTION	54/74 (U.L.) HIGH/LOW	54/74LS (U.L.) HIGH/LOW	
Ao, A ₁ E _a , E _b	Address Inputs Enable Inputs (Active LOW)	1.0/1.0 1.0/1.0	0.5/0.25 0.5/0.25	
	Enable Input (Active HIGH)	1.0/1.0	0.5/0.25	
$\overline{O}_0 - \overline{O}_3$	Outputs (Active LOW)	OC*/10	OC*/5.0 (2.5)	

*OC - Open Collector

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER		54/74		74LS	UNITS	CONDITIONS
J			n Max	Min	Max		
Іон	Output HIGH Current, OFF Sta	te	250		100	μΑ	V _{CC} =Min, V _{OH} = 5.5 V
lcc	Power Supply Current XM	_	35 40		10 10	mA	V _{CC} =Max; E _a , E _b = GND A ₀ , A ₁ , E _a =4.5 V

AC CHARACTERISTICS: $V_{CC} = 5.0 \text{ V}$, $T_A = 25^{\circ}\text{C}$ (See Section 3 for waveforms and load configurations)

		54/74	54/74LS	UNITS	CONDITIONS
SYMBOL	PARAMETER	C _L = 15 pF R _L = 400 Ω	C _L = 15 pF R _L = 2 kΩ		
		Min Max	Min Max		
tplH tpHL	Propagation Delay A _n to Ō _n	34 34	28 33	ns	Figs. 3-2, 3-20
tplH tpHL	Propagation Delay E _a or E _b to Ō _n	23 30	25 30	ns	Figs. 3-2, 3-5
telh tehl	Propagation Delay E _a to Ō _n	27 33	34 34	ns	Figs. 3-2, 3-4