54/74107 54LS/74LS107

DUAL JK FLIP-FLOP

(With Separate Clears and Clocks)


DESCRIPTION — The '107 dual JK master/slave flip-flops have a separate clock for each flip-flop. Inputs to the master section are controlled by the clock pulse. The clock pulse also regulates the state of the coupling transistors which connect the master and slave sections. The sequence of operation is as follows: 1) isolate slave from master; 2) enter information from J and K inputs to master; 3) disable J and K inputs; 4) transfer information from master to slave.

TRUTH TABLE

ΙN	PUTS	OUTPUT
	@ tn	@ tn + 1
J	K	Q
L	L	Qn
L	Н	L
Н	L	Н
Н	Н	$\overline{\mathbf{Q}}_{n}$

H = HIGH Voltage Level
L = LOW Voltage Level
t_n = Bit time before clock pulse.
t_{n+1} = Bit time after clock pulse.

CLOCK WAVEFORM



Asynchronous Input:


LOW input to \overline{C}_D sets Q to LOW level Clear is independent of clock

The 'LS107 offers individual J, K, clear, and clock inputs. These dual flip-flops are designed so that when the clock goes HIGH, the inputs are enabled and data will be accepted. The logic level of the J and K inputs may be allowed to change when the clock is HIGH and the bistable will perform according to the Truth Table as long as minimum setup times are observed. Input data is transferred to the outputs on the negative-going edge of the clock pulse.


ORDERING CODE: See Section 9

O I I D E I I I I I						
	PIN	COMMERCIAL GRADE	MILITARY GRADE	PKG		
PKGS	оит	$V_{CC} = +5.0 \text{ V } \pm 5\%,$ $T_A = 0^{\circ}\text{C to } +125^{\circ}\text{C}$	$V_{CC} = +5.0 \text{ V} \pm 10\%,$ $T_A = -55^{\circ} \text{ C to } +125^{\circ} \text{ C}$	TVDE		
Plastic DIP (P)	A	74107PC, 74LS107PC		9A		
Ceramic DIP (D)	Α	74107DC, 74LS107DC	54107DM, 54LS107DM	6A		
Flatpak (F)	Α	74107FC, 74LS107FC	54107FM, 54LS107FM	31		

CONNECTION DIAGRAM PINOUT A



LOGIC SYMBOL




V_{CC} = Pin 14 GND = Pin 7

INPLIT LOADING/FAN-OU	Ր։ See Section :	3 for U.L.	definitions

PIN NAMES	DESCRIPTION	54/74 (U.L.) HIGH/LOW	54/74LS (U.L.) HIGH/LOW
J ₁ , J ₂ , K ₁ , K ₂	Data Inputs	1.0/1.0	0.5/0.25
CP ₁ , CP ₂	Clock Pulse Inputs (Active Falling Edge)	2.0/2.0	2.0/0.5
CD1, CD2	Direct Clear Inputs (Active LOW)	2.0/2.0	1.5/0.5
Q_1 , Q_2 , \overline{Q}_1 , \overline{Q}_2	Outputs	20/10	10/5.0
	·		(2.5)

LOGIC DIAGRAM (one half shown)



DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	54/74		54/7	74LS	UNITS	CONDITIONS
0,,,,,00		Min Ma	x	Min	Мах		_
lcc	Power Supply Current	40	7		8.0	mA	V _{CC} = Max, V _{CP} = 0 V

AC CHARACTERISTICS: V_{CC} = +5.0 V, T_A = +25°C (See Section 3 for waveforms and load configurations)

SYMBOL	PARAMETER	54/74 C _L = 15 pF R _L = 400 Ω	54/74LS C _L = 15 pF		UNITS	CONDITIONS
		Min Max	Min I	Мах		
f _{max}	Maximum Clock Frequency	15	30		MHz	Figs. 3-1, 3-9
tPLH tPHL	Propagation Delay CPn to Qn or Qn	25 40		20 30	ns	Figs. 3-1, 3-9
tPLH tPHL	Propagation Delay CDn to Qn or Qn	25 40		20 30	ns	Figs. 3-1, 3-10

AC OPERATING REQUIREMENTS: Voc = +5	O V TA = +25°C

SYMBOL	PARAMETER	54/74	54/74LS	UNITS	CONDITIONS	
31MDOL		Min Max	Min Max	014110		
t _s (H)	Setup Time HIGH Jn or Kn to CPn	0	20	ns		
t _h (H)	Hold Time HIGH J _n or K _n to CP _n	0	0	ns	Fig. 3-18 ('107)	
t _s (L)	Setup Time LOW J _n or K _n to CP _n	0	20	ns	Fig. 3-7 ('LS107)	
t _h (L)	Hold Time LOW J _n or K _n to CP _n	0	0	ns		
tw (H) tw (L)	CP _n Pulse Width	20 47	13.5 20	ns	Fig. 3-9	
t _w (L)	CDn Pulse Width LOW	25	25	ns	Fig. 3-10	