## DESCRIPTION

The 2650A and -1 are additional members of the Signetics family of 8-bit, NMOS microprocessors.
The 2650A is a functional equivalent of the 2650 with a new mask design which provides improved device operating margins.
The 2650A-1 is a high speed version of the 2650A.

## FEATURES

- Static 8-bit parallel NMOS microprocessor
- Single power supply of +5 volts
- TTL level single phase clock
- Standard 40 pin dual in-line package
- TTL compatible inputs and outputs
- 75 variable length instructions of 1, 2 or 3 bytes
- 32k byte address range
- Coding efficiency with multiple addressing modes
- Synchronous or asynchronous memory and I/O interface
- Interfaces directly with industry standard memories
- Single bit serial I/O path
- Seven 8-bit addressable general purpose registers
- Vectored Interrupt
- Subroutine return address stack
- $2.4 \mu \mathrm{~s}$ machine cycle time (2650A)
- $1.5 \mu$ s machine cycle time (2650A-1)


## BLOCK DIAGRAM



## PIN DESIGNATION

| MNEMONIC | NUMBER | NAME | TYPE | FUNCTION |
| :---: | :---: | :---: | :---: | :---: |
| ADR0-ADR12 | 14-2 | Address lines | 0 | Low order memory address lines for instruction or operand fetch. ADRO is the least significant bit and ADR12 is the most significant bit. ADR0 through ADR7 are also used as the I/O device address for extended I/O instructions. |
| ADR13-E/ $\overline{\text { NE }}$ | 19 | Address 13- <br> Extended/Non Extended | 0 | Low order memory page address line during memory reference instructions. For $1 / 0$ instructions this line discriminates between extended and non-extended I/O instructions. |
| ADR14-D/ $\bar{C}$ | 18 | Address 14Data/Control | 0 | High order memory page address line during memory reference instructions. It also serves as the I/O device address for nonextended I/O instructions. |
| $\overline{\text { ADREN }}$ | 15 | Address enable | 1 | Active low input allowing tri-state control of the address bus ADROADR12. |
| DBUS0-DBUS7 | 33-26 | Data bus | 1/0 | These lines provide communication between the CPU, Memory, and I/O devices for instruction and data transfers. |
| DBUSEN | 25 | Data bus enable | 1 | This active low input allows tri-state control of the data bus. |
| OPREQ | 24 | Operation request | 0 | Indicates to external devices that all address, data and control information is valid. |
| $\overline{\text { OPACK }}$ | 36 | Operation acknowledge | 1 | Active low input indicating completion of an external operation. This allows asynchronous functioning of external devices. |
| M/ $\overline{\mathrm{IO}}$ | 20 | Memory/input-output | 0 | Indicates whether the current operation references memory or I/O. |
| $\overline{\mathrm{R}}$ W | 23 | Read/Write | 0 | Indicates a read or a write operation. |
| WRP | 22 | Write pulse | 0 | This is a timing signal from the 2650 that provides a positive-going pulse during each requested write operation (memory or $1 / O$ ) and a high level during read operations. |
| SENSE | 1 | Sense | 1 | The sense bit in the PSU reflects the logic state of the sense input to the processor at pin \#1. |
| FLAG | 40 | Flag | 0 | The flag bit in the PSU is tied to a latch that drives the flag output at pin \#40. |
| $\overline{\text { INTREQ }}$ | 17 | Interrupt request | 1 | This active low input line indicates to the processor that an external device is requesting service. The processor will recognize this signal at the end of the current instruction if the interrupt inhibit status bit is zero. |
| INTACK | 34 | Interrupt acknowledge | 0 | This line indicates that the 2650 is ready to receive the interrupt vector (relative address byte) from the interrupting device. |
| PAUSE | 37 | Pause | 1 | This active low input is used to suspend processor operation at the end of the current instruction. |
| RUN/ $\overline{\text { WAIT }}$ | 35 | Run/Wait | 0 | This output is a processor status indicator. During normal operation this line is high. If the processor is halted either by executing a halt instruction or by a low input on the pause line, the run/wait line will go low. |
| RESET | 16 | Reset | 1 | Resets the instruction address register to zero and clears the interrupt inhibit bit. |
| CLOCK | 38 | Clock | 1 | A positive going pulse train that determines the instruction execution time. |
| Vcc | 39 | +5V | 1 | +5V power |
| GND | 21 | GND | 1 | Ground |

## FUNCTIONAL DESCRIPTION

The 2650 series processors are general purpose, single chip, fixed instruction set, parallel 8-bit binary processors. A general purpose processor can perform any data manipulations through execution of a stored sequence of machine instructions. The processor has been designed to closely resemble conventional binary computers, but executes variable length instructions of one to three bytes in length.

The 2650 series contains a total of seven general purpose registers, each eight bits long. They may be used as source or destination for arithmetic operations, as index registers, and for 1/O transfers.
The processor can address up to 32,768 bytes of memory in four pages of 8,192 bytes each. The processor instructions are one, two, or three bytes long, depending on the instruction. Variable length instructions tend to conserve memory space since a one-or-two byte instruction may often be used rather than a three byte instruction. The first byte of each instruction always specifies the operation to be performed and the addressing mode to be used. Most instructions use six of the first eight bits for this purpose, with the remaining two bits forming the register field. Some instructions use the full eight bits as an operation code.
The Data Bus and Address signals are tristate to provide convenience in system design. Memory and I/O interface signals are asynchronous so that Direct Memory Access (DMA) and multiprocessor operations are easy to implement.
The block diagram for the 2650 series shows the major internal components and the data paths that interconnect them. In order for the processor to execute an instruction, it performs the following general steps:

1. The Instruction Address Register provides an address for memory.
2. The first byte of an instruction is fetched from memory and stored in the Instruction Register.
3. The Instruction Register is decoded to determine the type of instruction and the addressing mode.
4. If an operand from memory is required, the operand address is resolved and loaded into the Operand Address Register.
5. The operand is fetched from memory and the operation is executed.
6. The first byte of the next instruction is fetched.

The Instruction Register (IR) holds the first byte of each instruction and directs the subsequent operations required to execute
each instruction. The IR contents are decoded and used in conjunction with the timing information to control the activation and sequencing of all the other elements on the chip. The Holding Register is used in some multiple-byte instructions to contain further instruction information and partial absolute addresses.
The Arithmetic Logic Unit (ALU) is used to perform all of the data manipulation operations, including Load, Store, Add, Subtract, And, Inclusive Or, Exclusive Or, Compare, Rotate, Increment and Decrement. It contains and controls the Carry bit, the Overflow bit, the Interdigit Carry and the Condition Code Register.

The Register Stack contains six registers that are organized into two banks of three registers each. The Register Select bit picks one of the two banks to be accessed by instructions. In order to accommodate the register-to register instructions, register zero (RO) is outside the array. Thus, register zero is always available along with one set of three registers.

The Address Adder is used to increment the instruction address and to calculate relative and indexed addresses.
The Instruction Address Register holds the address of the next instruction byte to be
accessed. The Operand Address Register stores operand addresses and sometimes contains intermediate results during effective address calculations.

The Return Address Stack (RAS) is a Last In, First Out (LIFO) storage which receives the return address whenever a Branch-toSubroutine instruction is executed. When a Return instruction is executed, the RAS provides the last return address for the processor's IAR. The stack contains eight levels of storage so that subroutines may be nested up to eight levels deep. The Stack Pointer is a three bit wraparound counter that indicates the next available level in the stack. It always points to the current address.

## PROGRAM STATUS WORD

The Program Status Word (PSW) is a major feature of the 2650 which greatly increases its flexibility and processing power. The PSW is a special purpose register within the processor that contains status and control bits.

It is divided into two bytes called the Program Status Upper (PSU) and Program Status Lower (PSL). The PSW bits may be tested, loaded, stored, preset, or cleared using the instructions which affect the PSW. The bits are utilized as shown in Table 1.

| BYTE | MNEMONIC | FUNCTION |
| :---: | :---: | :--- |
| PSU0,1,2 | SP | Pointer for the Return Address Stack. <br> PSU3,4 <br> NSU used. These bits are always zero. <br> PSU6 |
| PSU7 | II | Used to inhibit recognition of additional Interrupts. <br> PSL0 <br> FSLag is a latch directly driving the flag output. |
| PSL2 | COM | Sense equals the state of the sense input. <br> Carry stores any carry from the high-order bit of ALU. <br> Compare determines if a logical or arithmetic comparison is <br> to be made. |
| PSL3 | OVF | Overflow is set if a two's complement overflow occurs. <br> With Carry determines if the carry is used in arithmetic and <br> rotate instructions. <br> Register Select identifies which bank of 3 GP registers is <br> being used. |
| PSL6,7 | RS | IDC |

## PSU

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | F | II |  |  | SP 2 | SP 1 | SPO |

PSL

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CC 1 | CCO | IDC | RS | WC | OVF | COM | C |


| CC1 | Condition Code One |
| ---: | :--- |
| CCO | Condition Code Zero |
| IDC | Interdigit Carry |
| RS | Register Bank Select |
| WC | With/Without Carry |
| OVF | Overflow |
| COM | Logical/Arithmetic Compare |
| C | Carry/Borrow |

CC1 Condition Code One
CCO Condition Code Zero
IDC Interdigit Carry
RS Register Bank Select
WC With/Without Carry
Overflow
C Carry/Borrow

Table 1 PROGRAM STATUS WORD

## INPUT/OUTPUT INTERFACE

The 2650 series microprocessor has a set of versatile I/O instructions and can perform I/O operations in a variety of ways. One- and two-byte I/O instructions are provided, as well as a special single-bit I/O facility. The I/O modes provided by the 2650 are designated as Data, Control, and Extended I/O.
Data or Control I/O instructions, also called Non-Extended I/O instructions, are one byte long. Any general purpose register can be used as the source or destination. A special control line indicates if either a Data or Control instruction is being executed.
Extended I/O is a two-byte read or write instruction. Execution of an extended I/O instruction will cause a 8 -bit address, taken from the second byte of the instruction, to be placed on the low order eight address lines. The data, which can originate or terminate with any general purpose register, is placed on the data bus. This type of I/O can be used to simultaneously select a device and send data to it.
Memory reference instructions that address data outside of physical memory may also
be used for I/O operations. When an instruction is executed, the address may be decoded by the I/O device rather than memory.

## MEMORY INTERFACE

The memory interface consists of the address bus, the 8 -bit data bus and several signals that operate in an interlocked or handshaking mode.

The Write Pulse signal is designed to be used as a memory strobe signal for any memory type. It has been particularly optimized to be used as the Chip Enable or Read/Write signal.

## INTERRUPT HANDLING <br> CAPABILITY

The 2650 series has a single level hardware vectored interrupt capability. When an interrupt occurs, the processor finishes the current instruction and sets the Interrupt Inhibit bit in the PSW. The processor then executes a Branch to Subroutine Relative to location Zero (ZBSR) instruction and sends out Interrupt Acknowledge and Operation Request signals. On receipt of the INTACK
signal the interrupting device inputs an 8-bit address, the interrupt vector, on the data bus. The relative and relative indirect addressing modes combined with this 8 -bit address allow interrupt service routines to begin at any addressable memory location.

## INSTRUCTION SET

It may be seen from examination of the 2650 instruction set that there are many powerful instructions which are all easily understood and are typical of larger computers. There are one-, two-, and three-byte instructions as a result of the multiplicity of addressing models. See Table 2 for a complete listing and Block Diagram for instruction formats.
Automatic incrementing or decrementing of an index register is available in the arithmetic indexed instructions. All of the branch instructions except indexed branching can be conditional.

Register-to-register instructions are one byte; registedr-to-storage instructions are two or three bytes long. The two-byte register-to-memory instructions are either immediate or relative addressing types.


Table 2 INSTRUCTION SET SUMMARY

'See Figure 1

## NOTES

1. Condition code (CC1, CC0): 01 if positive, 00 if zero, 10 if negative
2. Condition code (CC1, CCO): 01 if $R 0>r, 00$ if $R 0=r, 10$ if $R O<r$.
3. Condition code (CC1, CC0): 01 if $r>V, 00$ if $r=V, 10$ if $r<V$.
4. Condition code (CC1, CC0): 00 if all selected bits are $1 \mathrm{~s}, 10$ if not all the selected bits are 1s.
5. Index register must be register 3 or 3 .
6. Requires two additional cycles if indirection is specified.
7. Requires two additional cycles if indirection is specified and branch is taken.
8. Specify CC = 11 for unconditional branch.
9. RS. WC and COM bits in PSW are also affected
10. CC assumes number in register is a binary number

ADDRESSING MODES

(A) RELATIVE ADDRESSING


HIGHER ORDER ADDRESS

higher order adoress

-INDEX CONTROL
00 - Non-indexed
01 - Indexed with auto-increment
10 - Indexed with auto-decrement
11 - Indexed only
Figure 1

## ABSOLUTE MAXIMUM RATINGS ${ }^{1}$

| PARAMETER | RATING | UNIT |  |
| :--- | :--- | :---: | :---: |
| TA $_{\text {A }}$ | Operating temperature | 0 to 70 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage temperature | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| PD $^{\text {Package power dissipation2 }}$ | 1.6 | W |  |
|  | All input, output, and supply | -.5 to +6 | V |
|  | voltages with respect to GND3 |  |  |

DC ELECTRICAL CHARACTERISTICS $T_{A}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{VCC}=5 \mathrm{~V} \pm 5 \%$.

| PARAMETER |  | TEST CONDITIONS | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |
|  | Current |  |  |  |  |  | $\mu \mathrm{A}$ |
| IL | Input load | $V_{\mathrm{IN}}=0 \text { to } 5.25 \mathrm{~V}$ |  |  | 10 10 |  |
| l LOH | Output high leakage | ADREN, DBUSEN $=2.2 \mathrm{~V}$ Vout $=4 \mathrm{~V}$ |  |  | 10 |  |
| lol | Output low leakage Voltage levels | ADREN, DBUSEN $=2.2 \mathrm{~V} \mathrm{~V}_{\text {OUT }}=0.45 \mathrm{~V}$ |  |  | 10 | v |
| $\mathrm{V}_{\mathrm{IH}}$ | input high |  | 2.2 |  | Vcc |  |
| $V_{\text {IL }}$ | Input low |  | -0.5 |  | 0.8 |  |
| VOH | Output high | $\mathrm{lOH}^{\prime}=-100 \mu \mathrm{~A}$ | 2.4 |  |  |  |
| Vol | Output low | $\mathrm{loL}=1.6 \mathrm{ma}$ | 0.0 |  | 0.45 |  |
| Icc | Power supply current | $V_{C C}=5.25 \mathrm{~V} \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ |  |  | 150 | mA |
|  | Capacitance |  |  |  |  | pf |
| $\mathrm{Cin}^{\text {N }}$ | Input | $V_{\text {IN }}=0 \mathrm{~V}$ |  |  | 10 |  |
| Cout | Output | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ |  |  | 10 |  |

notes

1. Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operation sections of this specification is not implied.
2. For operating at elevated temperatures the device must be derated based on $+150^{\circ} \mathrm{C}$ maximum junction temperature and thermal resistance of $50^{\circ} \mathrm{C} / \mathrm{W}$ junction to ambient (40 pin IW package).
3. This product includes circuitry specifically designed for the protection of its internal devices from the damaging effects of excessive static charge. However, it is suggested that conventional precautions be taken to avoid applying any voltages larger than the rated maxima.
4. Parameters valid over operating temperature range unless otherwise specified.
5. All voltage measurements are referenced to ground.

PRELIMINARY SPECIFICATION: Manufacturer reserves the right to make design and process changes and improvements

## AC ELECTRICAL CHARACTERISTICS $T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{C C}=+5 \mathrm{~V} \pm 5 \%$.

| PARAMETER |  | 2650A |  |  | 2650A-1 |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max | Min | Typ | Max |  |
| $\begin{aligned} & \mathrm{TCH} \\ & \mathrm{TCL} \\ & \mathrm{TCP} \\ & \hline \end{aligned}$ | Clock high phase Clock low phase Clock period | $\begin{aligned} & 400 \\ & 400 \\ & 800 \\ & \hline \end{aligned}$ |  |  | $\begin{aligned} & 250 \\ & 250 \\ & 500 \end{aligned}$ |  |  | $\begin{aligned} & \text { ns } \\ & \text { ns } \\ & \text { ns } \end{aligned}$ |
| TPC TOR TCOR | Processor cycle time ${ }^{5,7}$ OPREQ pulse width7 Clock to OPREQ time |  |  | $\begin{aligned} & 2 \mathrm{TCH}+ \\ & \mathrm{TCL+50} \\ & 300 \end{aligned}$ | $\begin{gathered} 1500 \\ 2 \mathrm{~T}^{15 H}+ \\ \mathrm{TCL}-100 \\ \hline 100 \\ \hline \end{gathered}$ |  | $\begin{gathered} 2 \mathrm{TCH}+ \\ \mathrm{TCL}+50 \\ 200 \\ \hline \end{gathered}$ | $\begin{aligned} & \text { ns } \\ & \text { ns } \\ & \text { ns } \end{aligned}$ |
| $\begin{aligned} & T_{A S} \\ & T_{A D} \\ & T_{C S} \end{aligned}$ | Address stable Address delay Control signal stable | $\begin{aligned} & 50 \\ & 50 \\ & 50 \end{aligned}$ | 50 |  | 50 <br> 50 |  |  | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \\ & \mathrm{~ns} \end{aligned}$ |
| TDIS <br> TDIH <br> TDD <br> TDS | Data in setup <br> Data in hold <br> Data out delay <br> Data out stable | $\begin{gathered} 0 \\ 10 \\ 50 \\ 50 \end{gathered}$ |  |  | 0 10 50 50 |  |  | $\begin{aligned} & \text { ns } \\ & \text { ns } \\ & \text { ns } \\ & \text { ns } \end{aligned}$ |
| TOAS <br> Toah <br> TwPD <br> TwPW <br> TIRS <br> TiRH | OPACK setup time OPACK hold time Write pulse delay Write pulse width? INTREQ setup time INTREQ hold time | -100 <br> 150 <br> 100 <br> $T_{C L}-100$ <br> 0 |  | $\begin{aligned} & 450 \\ & \text { TCL } \\ & 150 \end{aligned}$ | 100 <br> 150 <br> 100 <br> TCL-100 <br> 0 |  | $\begin{aligned} & 300 \\ & T C L \\ & 150 \end{aligned}$ | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \\ & \mathrm{~ns} \\ & \mathrm{~ns} \end{aligned}$ |
| TABD Tded | Address bus tri-state delay Data bus tri-state delay |  |  | $\begin{aligned} & 180 \\ & 150 \end{aligned}$ |  |  | $\begin{aligned} & 180 \\ & 150 \end{aligned}$ | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |

NOTES

1. Input levels swing between 0.80 and 2.2 volts
2. Input signal transition times are 20 ns
3. Timing reference level is 1.5 volts.
4. Output load is $-100 \mu \mathrm{~A}$ at 100 pF and 1 TTL load
5. Processor cycles time consists of three clock periods.
6. Output buffer rise time is 150 ns maximum.
7. These values assume that OPACK is returned in time to not cause the processor to idle. Otherwise, the specified maximum will increase by an integral number of clock cycles.

PRELIMINARY SPECIFICATION: Manufacturer reserves the right to make design and process changes and improvements

## VOLTAGE WAVEFORMS



WRITE TIMING


VOLTAGE WAVEFORMS (Cont'd)


TRI-STATE TIMING


