2533-N

## **DESCRIPTION**


The 2533 static shift register consists of enhancement mode p-channel silicon gate MOS devices integrated on a single monolithic chip.

The 1024-bit register is equipped with 2 data inputs together with a stream select control to facilitate external recirculation.


The single phase clock input, data input, data output, and stream select control will interface directly with TTL/DTL circuits without external components.

Data is entered when the clock is at a logic high. Data is shifted when the clock goes low

## PIN CONFIGURATION



## **BLOCK DIAGRAM**



## **TRUTH TABLE**

STREAM SELECT	FUNCTION		
0	IN 1 selected		
1	IN 2 selected		

"0" = 0V, "1" = +5V

## **ABSOLUTE MAXIMUM RATINGS**1

	PARAMETER	RATING	
	Temperature range <sup>2</sup>		°C
TA	Operating	0 to 70	1
TSTG	Storage	-65 to 150	1
PD	Power dissipation at T <sub>A</sub> > 25°C <sup>2</sup>	535	mW
	Data and clock input voltages and supply voltages with respect to Vcc	0.3 to -20	V

# DC ELECTRICAL CHARACTERISTICS $T_A = 0^{\circ}C$ to $70^{\circ}$ , $V_{CC} = 5V \pm 5\%$ , $V_{GG} = -12V + 5\%$ unless otherwise specified.

			LIMITS			
	PARAMETER	TEST CONDITIONS Min Typ Max		UNIT		
VIL VIH VILC VIHC	Input voltage <sup>3</sup> Low High Clock low Clock high	V <sub>CC</sub> = 5V	3.4		0.6 5.3 0.6 5.3	V
V <sub>OL</sub> Voh	Output voltage Low High	I <sub>OL</sub> = 1.6mA I <sub>OH</sub> = 100 <i>μ</i> A	3.8		0.5	٧
ILI ILC	Input load current Clock leakage current	V <sub>IN</sub> = 0, T <sub>A</sub> = 25°C V <sub>ILC</sub> = GND, T <sub>A</sub> = 25°C		10 10	500 500	nA nA
lcc lgg	Supply current	Continuous operation, f = 1.5MHz		16 5.0	30 7.5	mA
Cin Cout Cø	Capacitance Input Output Clock	At 1MHz; $V_{AC} = 25mV p-p$ $V_{IN} = V_{CC}$ $V_{OUT} = V_{CC}$ $V_{\phi} = V_{CC}$			5 5 5	pF

2533-N


## AC ELECTRICAL CHARACTERISTICS $T_A = 25^{\circ}$ C, $V_{CC} = 5$ V $\pm$ 5%, $V_{GG} = -12$ V $\pm$ 5%

	2.2.115772				LIMITS			
PARAMETER		TO FROM	FROM	TEST CONDITIONS	Min	Тур	Max	UNIT
	Clock and data rep rate			See timing diagram		2	1.5	MHz
t <sub>ø</sub> PW t <sub>ø</sub> PW t <sub>B</sub> ,t <sub>E</sub>	Pulse width Clock Clock Clock Clock pulse transition				.350 250		100 dc	μS ns μs
t <sub>DW</sub>	Setup and hold time Setup time Hold time	Write Clock	Data Data		50 70		**	ns
tsss tssн	Setup time Hold time	Clock in Stream select	Stream select Clock in		80 50			
tA	Delay time	Data out	Clock			200	300	ns

#### NOTES

- 1. Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied.
- 2. For operating at elevated temperatures the device must be derated corresponding to a thermal resistance of 150° C/W junction to ambient.
- 3. Guaranteed input levels are stated for worst case conditions including a  $\pm 5\%$  variation in V<sub>CC</sub> and a temperature variation of 0°C to +70°C. Actual input requirements with respect to V<sub>CC</sub> are V<sub>IH</sub> = V<sub>CC</sub> -1.85V and VIL = VCC - 4.15V
- 4. All inputs are protected against static charge.
- 5. Parameters are valid over operating temperature range unless specified.
- 6. All voltage measurements are referenced to ground.
- Manufacturer reserves the right to make design and process changes and improvements.
- 8. Typical values are at +25°C and typical supply voltages.

## **TIMING DIAGRAM**



# **TEST LOAD CIRCUIT**

