# DUAL 128-BIT STATIC SHIFT REGISTER (128X2) DUAL 132-BIT STATIC SHIFT REGISTER (132X2)

2522 2521-N • 2522-N

2521


#### DESCRIPTION

The 2521 128-bit and the 2522 132-bit recirculating static shift registers consist of enhancement mode p-channel silicon gate MOS devices integrated on a single monolithic chip.


#### TRUTH TABLE

RECIRCULATE	INPUT	FUNCTION		
0	0	Recirculate		
0	1	Recirculate		
1	0	"0" is written		
1	1	"1" is written		

# PIN CONFIGURATION



#### **BLOCK DIAGRAM**



# **ABSOLUTE MAXIMUM RATINGS1**

PARAMETER	RATING	UNIT
Temperature range <sup>2</sup> T <sub>A</sub> Operating T <sub>STG</sub> Storage P <sub>D</sub> Power dissipation at T <sub>A</sub> = 70°C Data and clock input voltages and supply voltages with respect to Vcc	0 to 70 -65 to 150 535 0.3 to -20	°C mW V

DUAL 128 BIT STATIC SHIFT REGISTER (128X2)	2521
DUAL 132-BIT STATIC SHIFT REGISTER (132X2)	AFAA
	18.71
	111

2521-N • 2522-N

## **DC ELECTRICAL CHARACTERISTICS** $T_A = 0^{\circ}C$ to $70^{\circ}C$ ; $V_{CC} = 5V \pm 5\%$ , $V_{GG} = -12V \pm 5\%$ unless otherwise specified

			LIMITS			
	PARAMETER		Min	Min Typ		UNIT
	Input voltage3					v
VIL	Low				0.6	
νн	High		3.4		5.3	
VILC	Clock low			]	0.6	
VIHC	Clock high		3.4	]	5.3	
	Output voltage					V
Vol	Low	I <sub>OL</sub> = 1.6mA			0.5	
Vон	High	$I_{OH} = 100 \mu A$	3.8			
ILI I	Input load current	V <sub>IN</sub> = 5.5V, T <sub>A</sub> = 25°C		10	500	nA
ILC	Clock leakage current	$V_{ILC} = GND, T_A = 25^{\circ}C$		10	500	nA
lgg	Supply current	Continuous operation, $T_A = 25^{\circ}$ C, f = 1.5MHz		28	32	mA
	Capacitance	At 1MHz, V <sub>AC</sub> = 25mV p-p				pF
CIN	Input	$V_{IN} = V_{CC}$			5	
Cφ	Clock	$V_{\phi} = V_{CC}$			5	

### AC ELECTRICAL CHARACTERISTICS V<sub>CC</sub> = 5V + 5V $\pm$ 5%, V<sub>GG</sub> = -12V $\pm$ 5%, T<sub>A</sub> = 0°C to 70°C

	DADAMETED	TO	50014		LIMITS			UNIT
PARAMETER		то	FROM	TEST CONDITIONS	Min	Тур	Max	UNIT
Freq.	Clock rep rate				dc		1.5	MHz
t <sub>øPW</sub> t⊋PW	Pulse width Clock Clock			See timing diagram note	.350 .200	.100	100 dc	μs μs
tR,tF	Clock pulse transition <sup>2</sup>						1	μs
tos toн	Setup and hold time Setup time Hold time	Write Clock	Data Data		75 70			ns
tās tāh	Setup <sup>2</sup> Hold <sup>2</sup>	φ in high Recirculate	$\frac{\overline{Recirculate}}{\phi \text{ in high}}$		50			
tA	Delay time <sup>2</sup>	Data	$\phi$ in high			250	350	ns

NOTES

- Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied.
- 2. For operating at elevated temperatures the device must be derated based on a  $\pm 150^{\circ}\text{C}$  maximum
- junction temperature and a thermal resistance of 150°C/W junction to ambient. 3. Guaranteed input levels are stated for worst case conditions including a ±5% variation in V<sub>CC</sub> and a temperature variation of 0°C to +70°C. Actual input requirements with respect to V<sub>CC</sub> are V<sub>IH</sub> = V<sub>CC</sub> - 1.85V and V<sub>IL</sub> = V<sub>CC</sub> - 4.15V.
- 4. All inputs are protected against static charge.
- 5. Parameters are valid over operating temperature range unless specified.
- 6. All voltage measurements are referenced to ground.
- 7. Manufacturer reserving the right to make design and process changes and improvements.
- 8. Typical values are at +25°C and typical supply voltages.



# DUAL 128-BIT STATIC SHIFT REGISTER (128X2) DUAL 132-BIT STATIC SHIFT REGISTER (132X2)

2522 2521-N • 2522-N

757

# **TIMING DIAGRAM**

