

DUAL 128-BIT STATIC SHIFT REGISTER (128X2) **DUAL 132-BIT STATIC SHIFT REGISTER (132X2)**

2521
2522

2521-N • 2522-N

DESCRIPTION


The 2521 128-bit and the 2522 132-bit recirculating static shift registers consist of enhancement mode p-channel silicon gate MOS devices integrated on a single monolithic chip.

TRUTH TABLE


RECIRCULATE	INPUT	FUNCTION
0	0	Recirculate
0	1	Recirculate
1	0	"0" is written
1	1	"1" is written

"0" = 0V, "1" = +5V.

PIN CONFIGURATION



BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS¹

PARAMETER		RATING	UNIT
T _A	Temperature range ²		°C
	Operating	0 to 70	
T _{STG}	Storage	-65 to 150	
P _D	Power dissipation at T _A = 70°C	535	mW
	Data and clock input voltages and supply voltages with respect to V _{CC}	0.3 to -20	V

DC ELECTRICAL CHARACTERISTICS $T_A = 0^\circ\text{C to } 70^\circ\text{C}$; $V_{CC} = 5\text{V} \pm 5\%$, $V_{GG} = -12\text{V} \pm 5\%$ unless otherwise specified

PARAMETER		TEST CONDITIONS	LIMITS			UNIT
			Min	Typ	Max	
V_{IL} V_{IH} V_{ILC} V_{IHC}	Input voltage ³					V
	Low				0.6	
	High		3.4		5.3	
	Clock low				0.6	
V_{OL} V_{OH}	Output voltage					V
	Low	$I_{OL} = 1.6\text{mA}$			0.5	
	High	$I_{OH} = 100\mu\text{A}$	3.8			
I_L	Input load current	$V_{IN} = 5.5\text{V}$, $T_A = 25^\circ\text{C}$		10	500	nA
I_{LC}	Clock leakage current	$V_{ILC} = \text{GND}$, $T_A = 25^\circ\text{C}$		10	500	nA
I_{GG}	Supply current	Continuous operation, $T_A = 25^\circ\text{C}$, $f = 1.5\text{MHz}$		28	32	mA
C_{IN} C_ϕ	Capacitance	At 1MHz, $V_{AC} = 25\text{mV p-p}$				pF
	Input	$V_{IN} = V_{CC}$			5	
	Clock	$V_\phi = V_{CC}$			5	


AC ELECTRICAL CHARACTERISTICS $V_{CC} = 5\text{V} \pm 5\%$, $V_{GG} = -12\text{V} \pm 5\%$, $T_A = 0^\circ\text{C to } 70^\circ\text{C}$

PARAMETER		TO	FROM	TEST CONDITIONS	LIMITS			UNIT
					Min	Typ	Max	
Freq.	Clock rep rate				dc		1.5	MHz
$t_{\phi PW}$ $t_{\phi PW}$	Pulse width Clock Clock			See timing diagram note	.350 .200	.100	100 dc	μs μs
$t_{R,TF}$	Clock pulse transition ²						1	μs
t_{DS} t_{DH}	Setup and hold time Setup time Hold time	Write Clock	Data Data		75 70			ns
t_{RS} t_{RH}	Setup ² Hold ²	ϕ in high Recirculate	Recirculate ϕ in high		50			
t_A	Delay time ²	Data	ϕ in high			250	350	ns

NOTES

- Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied.
- For operating at elevated temperatures the device must be derated based on a $+150^\circ\text{C}$ maximum junction temperature and a thermal resistance of 150°C/W junction to ambient.
- Guaranteed input levels are stated for worst case conditions including a $\pm 5\%$ variation in V_{CC} and a temperature variation of $0^\circ\text{C to } +70^\circ\text{C}$. Actual input requirements with respect to V_{CC} are $V_{IH} = V_{CC} - 1.85\text{V}$ and $V_{IL} = V_{CC} - 4.15\text{V}$.
- All inputs are protected against static charge.
- Parameters are valid over operating temperature range unless specified.
- All voltage measurements are referenced to ground.
- Manufacturer reserving the right to make design and process changes and improvements.
- Typical values are at $+25^\circ\text{C}$ and typical supply voltages.

TIMING DIAGRAM



NOTES

- A. $t_R = t_F < 10\text{ns}$ for all inputs.
- B. For static operation, clock must be stopped in TTL high state in order to retain data (see clock pulse width specification).